Predictable execution adaptivity through embedding dynamic reconfigurability into static MPSoC schedules

CODES+ISSS 2007: International Conference on Hardware/Software Codesign and System Synthesis

Volumn , Issue , 2007, Pages 15-20

  Yang, Chengmo ^a   Orailoglu, Alex ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Adaptive execution; Multiprocessor task schedulihng; Reconfiguration

Indexed keywords

ADAPTIVE EXECUTION; MULTIPROCESSOR TASK SCHEDULIHNG; RECONFIGURATION;

COMPUTER ARCHITECTURE; CONSTRAINT THEORY; MICROPROCESSOR CHIPS; SCHEDULING; STATIC ANALYSIS;

EMBEDDED SYSTEMS;

EID: 38849128053     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1289816.1289824     Document Type: Conference Paper

References (17)

1. W. Wolf. The future of multiprocessor systems-on-chips. In Proc. 41st DAC, pages 681-685, 2004.
2. S. Dutta, R. Jensen, and A. Rieckmann. Viper: A multiprocessor SoC for advanced set-top box and digital TV systems. IEEE Design and Test of Computers, 18(5):21-31, Sept. 2001.
3. M. A. Gomaa, C. Scarbrough, T. N. Vijaykumar, and I. Pomeranz. Transient-fault recovery for chip multiprocessors. IEEE Micro, 23(6):76-83, Nov. 2003.
4. International Technology Roadmap for Semiconductors (ITRS), 2005 Edition. Process integration, devices, and structures. http://www.itrs.net/Links/ 2005ITRS/PIDS2005.pdf
5. A. Radulescu and A. J. van Gemund. Low-Cost task scheduling for distributed-memory machines. IEEE Trans. on Parallel and Distributed Systems, 13(6):648-658, June 2002.
6. K. Albers and F. Slomka. Efficient feasibility analysis for real-time systems with EDF scheduling. In Proc. DATE'06, pages 492-497, 2005.
7. Y. Cho, S. Yoo, K. Choi, N.-E. Zergainoh, and A. A. Jerraya. Scheduler implementation in MPSoC design. In Proc. ASP-DAC, pages 151-156, Jan. 2005.
8. C. Gond, R. Melhem, and R. Gupta. Loop transformations for fault detection in regular loops on massively parallel systems. IEEE Trans. on Parallel and Distributed Systems, 7(12):1238-1249, Dec. 1996.
9. M. Chean and J. Fortes. The full-use-of-suitable-spares (FUSS) approach to hardware reconfiguration for fault-tolerant processor arrays. IEEE Trans. on Computers, 39(4):564-571, April 1990.
10. S. Chabridon and E. Gelenbe. Failure detection algorithms for a reliable execution of parallel programs. In 14th Int'l Symp. on Reliable Distributed Systems, pages 229-238, 1995.
11. P. Ranganathan, S. Adve, and N. P. Jouppi. Performance of image and video processing with general-purpose processors and media ISA extensions. In Proc. 26th ISCA, pages 124-135, May 1999.
12. C. Panis, U. Hirnschrott, A. Krall, G. Laure, W. Lazian, and J. Nurmi. FSEL - selective predicated execution for a configurable DSP core. In Proc. ISVLSI'04, pages 317-320, Feb. 2004.
13. D. F. Zucker, R. B. Lee, and M. J. Flynn. Hardware and software cache prefetching techniques for MPEG benchmarks. IEEE Trans on Circuits and Systems for Video Technology, 10(5):782-796, Aug. 2000.
14. K. K. Yue and D. J. Lilja. An efffective processor allocation strategy for multiprogrammed shared-memory multiprocessors. IEEE Trans. on Parallel and Distributed Systems, 8(12):1246-1258, Dec. 1997.
15. Y.-K. Kwok and I. Ahmad. Dynamic critical-path scheduling: an effective technique for allocating task graphs to multiprocessors. IEEE Trans. on Parallel and Distributed Systems, 7(6):506-521, June 1996.
16. Y.-K. Kwok, I. Ahmad, and J. Gu. Fast: A low-complexity algorithm for efficient scheduling of DAGs on parallel processors. In Proc. Int'l Conf. Parallel Processing (ICCP), pages 155-157, Aug. 1996.
17. R. P. Dick, D. L. Rhodes, and W. Wolf. TGFF: Task graphs for free. In Proc. Workshop Hardware/Software Codesign, pages 97-101, 1998.