Reliability-aware co-synthesis for embedded systems

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn , Issue , 2004, Pages 41-50

  Xie, Y ^a   Li, L ^a   Kandemir, M ^a   Vijaykrishnan, N ^a   Irwin, M J ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MEAN TIME BETWEEN FAILURES (MTBF); PROCESSING ELEMENTS (PE); SINGLE EVENT UPSET (SEU); TASK GRAPHS;

COMPUTER AIDED DESIGN; COMPUTER HARDWARE; COMPUTER SOFTWARE; CONSTRAINT THEORY; DECODING; NATURAL FREQUENCIES;

EMBEDDED SYSTEMS;

EID: 11244324452     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. http://www.embedded.com.au/market.html.
2. Todd M. Austin. DIVA: a reliable substrate for deep submicron microarchitecture design. In Proceedings of the 32nd Annual International Symposium on Microarchitecture (MICRO), pages 196-207, 1999.
3. C. Bolchini, L. Pomante, F. Salice, and D. Sciuto. Reliability properties assessment at system level: a co-design, framework. In Proceedings of the Seventh International On-line Testing Workshop, pages 165-171, 2001.
4. C. Bolchini, L. Pomante, F. Salice, and D. Sciuto. A system level approach in designing dual-duplex fault tolerant embedded systems. In Proceedings of the Eighth International On-line Testing Workshop, pages 32-36, 2002.
5. Actel Coroporation. Effects of neutrons on programmable logic, white paper, December 2002.
6. B. P. Dave and N. K. Jha. COFTA: Hardware-software co-synthesis of heterogeneous distributed embedded systems for low overhead fault tolerance. IEEE Transactions on Computers, 48(4):417-441, 1999.
7. Robert P. Dick, David L. Rhodes, and Wayne Wolf. TGFF: task graphs for free. In Proceedings of the 6th International Workshop on Hardware/Software Codesign, pages 97-101, 1998.
8. D. Mavis and P. Eaton. Soft error rate mitigation techniques for modern microcircuits. In Proceedings of Reliable Physics Symposium, pages 216-225, 2002.
9. K. Mohanram and N. Touba. Cost-effective approach for reducing soft error failure rate in logic circuits. In Proceedings of International Test Conference, pages 893-901, 2003.
10. S. Mukherjee, M. Kontz, and S. Reinhardt. Detailed design and evaluation of redundant multithreading alternatives. In Proceedings of the 29th Annual International Symposium on Computer Architecture (ISCA), pages 99-110, 2002.
11. A. Orailoglu and R. Karri. A design methodology for the high-level synthesis of fault-tolerant ASICs. In VLSI Signal Processing V, pages 417-426, 1992.
12. W. Wolf and J. Staunstrup. Hardware/Software co-design Principles and Practice. Kluwer Academic Publishers, 1997.
13. Y. Xie and W. Wolf. Allocation and scheduling of conditional task graph in hardware/software co-synthesis. In Proceedings of the conference on Design, Automation and Test in Europe (DATE), pages 620-625, 2001.
14. Y. Xie and W. Wolf. ASICosyn: Co-synthesis of coditional task graphs with custom ASICs. In Proceedings of the International Conference on ASICs, pages 130-135, 2001.
15. J. F. Ziegler. IBM experiments in soft fails in computer electronics (1978-1994). IBM Journal of Research and Development, 40(1):3-18, 1996.