LnQ: Building high performance dynamic binary translators with existing compiler backends

Proceedings of the International Conference on Parallel Processing

Volumn , Issue , 2011, Pages 226-234

  Hsu, Chun Chen ^a   Liu, Pangfeng ^a   Wang, Chien Min ^b   Wu, Jan Jan ^b   Hong, Ding Yong ^b   Yew, Pen Chung ^b   Hsu, Wei Chung ^c  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^b INSTITUTE OF INFORMATION SCIENCE   (Taiwan)

^c NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

Dynamic binary translation; LLVM; Optimization; QEMU

Indexed keywords

CODE GENERATION; COMPILER MODULES; DYNAMIC BINARY TRANSLATION; FLOATING POINTS; JUST-IN-TIME COMPILATION; LLVM; LLVM COMPILERS; MODULE-BASED; OPTIMIZERS; PERFORMANCE DYNAMICS; QEMU; RETARGETABLE; SOFTWARE ENGINEERS;

BINARY CODES; EXPERIMENTS; OPTIMIZATION;

PROGRAM COMPILERS;

EID: 80155154375     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.2011.57     Document Type: Conference Paper

References (28)

1. V. Bala, E. Duesterwald, and S. Banerjia, "Dynamo: a transparent dynamic optimization system," in PLDI '00: Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation. New York, NY, USA: ACM, 2000, pp. 1-12.
2. D. Bruening, "Efficient, transparent, and comprehensive runtime code manipulation," Ph.D. Thesis, Massachusetts Institute of Technology, Cambridge, MA, Sep 2004.
3. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood, "Pin: building customized program analysis tools with dynamic instrumentation," in PLDI '05: Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation. New York, NY, USA: ACM, 2005, pp. 190-200.
4. N. Nethercote, "Dynamic binary analysis and instrumentation," A dissertation submitted for the degree of Doctor of Philosophy, University of Cambridge, November 2004. [Online]. Available: http://valgrind.org/docs/phd2004. pdf
5. K. Scott, N. Kumar, S. Velusamy, B. Childers, J.W. Davidson, and M. L. Soffa, "Retargetable and reconfigurable software dynamic translation," in CGO '03: Proceedings of the international symposium on Code generation and optimization. Washington, DC, USA: IEEE Computer Society, 2003, pp. 36-47.
6. K. Scott, N. Kumar, B. Childers, J. Davidson, and M. Soffa, "Overhead reduction techniques for software dynamic translation," in Parallel and Distributed Processing Symposium, 2004. Proceedings. 18th International, April 2004, pp. 200-.
7. Q. Zhao, D. Bruening, and S. Amarasinghe, "Umbra: efficient and scalable memory shadowing," in CGO '10: Proceedings of the 8th annual IEEE/ACM international symposium on Code generation and optimization. New York, NY, USA: ACM, 2010, pp. 22-31.
8. A. Chernoff, M. Herdeg, R. Hookway, C. Reeve, N. Rubin, T. Tye, S. B. Yadavalli, and J. Yates, "Fx!32: A profiledirected binary translator," IEEE Micro, vol. 18, no. 2, pp. 56-64, 1998.
9. R. J. Hookway and M. A. Herdeg, "Digital fx!32: combining emulation and binary translation," Digital Tech. J., vol. 9, no. 1, pp. 3-12, 1997.
10. L. Baraz, T. Devor, O. Etzion, S. Goldenberg, A. Skaletsky, Y. Wang, and Y. Zemach, "Ia-32 execution layer: a two-phase dynamic translator designed to support ia-32 applications on itanium-based systems," in Microarchitecture, 2003. MICRO-36. Proceedings. 36th Annual IEEE/ACM International Symposium on, Dec. 2003, pp. 191-201.
11. C. Cifuentes, B. Lewis, and D. Ung, "Walkabout - a retargetable dynamic binary translation framework," in In Proceedings of the 2002 Workshop on Binary Translation, 2002.
12. G. Desoli, N. Mateev, E. Duesterwald, P. Faraboschi, and J. A. Fisher, "Deli: a new run-time control point," in MICRO 35: Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture. Los Alamitos, CA, USA: IEEE Computer Society Press, 2002, pp. 257-268.
13. K. Ebcioglu, E. Altman, M. Gschwind, and S. Sathaye, "Dynamic binary translation and optimization," IEEE Trans. Comput., vol. 50, no. 6, pp. 529-548, 2001.
14. J. Li, C. Wu, and W.-C. Hsu, "An evaluation of misaligned data access handling mechanisms in dynamic binary translation systems," in CGO '09: Proceedings of the 2009 International Symposium on Code Generation and Optimization. Washington, DC, USA: IEEE Computer Society, 2009, pp. 180-189.
15. D. Ung and C. Cifuentes, "Machine-adaptable dynamic binary translation," SIGPLAN Not., vol. 35, no. 7, pp. 41-51, 2000.
16. -, "Dynamic binary translation using run-time feedbacks," Sci. Comput. Program., vol. 60, no. 2, pp. 189-204, 2006.
17. F. Bellard, "Qemu, a fast and portable dynamic translator," in USENIX Annual Technical Conference, FREENIX Track, 2005, pp. 41-46.
18. S. DEVINE, E. BUGNION, and M. ROSENBLUM, "Virtualization system including a virtual machine monitor for a computer with a segmented architecture," United States Patent 6,397,242.
19. C. Yu, R. Jie, Z. Hui, and S. Y. Chun, "Dynamic binary translation and optimization in a whole-system emulator - skyeye," in Parallel Processing Workshops, 2006. ICPP 2006 Workshops. 2006 International Conference on, 0-0 2006, pp. 8 pp.-336.
20. M. Chapman, D. J. Magenheimer, and P. Ranganathan, "Magixen: Combining binary translation and virtualization," http://www.hpl.hp.com/ techreports/2007/HPL-2007-77.html, 2007.
21. S. Sridhar, J. S. Shapiro, E. Northup, and P. P. Bungale, "Hdtrans: an open source, low-level dynamic instrumentation system," in VEE '06: Proceedings of the 2nd international conference on Virtual execution environments. New York, NY, USA: ACM, 2006, pp. 175-185.
22. C. Lattner and V. Adve, "Llvm: A compilation framework for lifelong program analysis & transformation," in CGO '04: Proceedings of the international symposium on Code generation and optimization. Washington, DC, USA: IEEE Computer Society, 2004, p. 75.
23. "QEMU," http://qemu.org.
24. "Low Level Virtual Machine (LLVM)," http://llvm.org.
25. A. Guha, K. hazelwood, and M. L. Soffa, "Dbt path selection for holistic memory efficiency and performance," SIGPLAN Not., vol. 45, no. 7, pp. 145-156, 2010.
26. "Tiny Code Generator (TCG) Documentation," http://wiki.qemu. org/Documentation/TCG.
27. A. Phansalkar, A. Joshi, and L. K. John, "Analysis of redundancy and application balance in the spec cpu2006 benchmark suite," SIGARCH Comput. Archit. News, vol. 35, pp. 412-423, June 2007. [Online]. Available: http://doi.acm.org/10.1145/1273440.1250713
28. V. Chipounov and G. Candea, "Dynamically Translating x86 to LLVM using QEMU," Tech. Rep., 2010.