HDTrans: An open source, low-level dynamic instrumentation system

VEE 2006 - Proceedings of the Second International Conference on Virtual Execution Environments

Volumn 2006, Issue , 2006, Pages 175-185

  Sridhar, Swaroop ^a   Shapiro, Jonathan S ^a   Northup, Eric ^a   Bungale, Prashanth P ^b  

^a JOHNS HOPKINS UNIVERSITY   (United States)

^b HARVARD UNIVERSITY   (United States)

Author keywords

Binary translation; Dynamic instrumentation; Dynamic translation

Indexed keywords

BINARY TRANSLATION; DYNAMIC INSTRUMENTATION; DYNAMIC TRANSLATION; OVERHEAD REDUCTION;

CODES (SYMBOLS); COMPUTER ARCHITECTURE; COMPUTER PROGRAMMING; OPTIMIZATION; SYSTEMS ANALYSIS;

COMPUTER AIDED LANGUAGE TRANSLATION;

EID: 33745963754     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (49)

1. Advanced Micro Devices, Inc. AMD64 Architecture Tech Does, 2005. http://www.amd.com/us-en/Processors/TechnicalResources/0,30_182.739_7044,00. html.
2. ALTMAN, E., GSCHWIND, M., AND SATHAYE, S. BOA: The architecture of a binary translation processor. In Research Report RC21665 IBM T.J. Watson Research Center (2000).
3. BALA, V., DUESTERWALD, E., AND BANERJIA, S. Dynamo: A transparent dynamic optimization system. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (June 2000), pp. 1-12.
4. BELL, J. R. Threaded Code. In Communications of the ACM (June 1973), no. 6, pp. 370-372.
5. BELLARD, F. QEMU, a Fast and Portable Dynamic Translator. In Proc. 2005 USENIX Annual Technical Conference, FREENIX Track (2005), pp. 41-46.
6. BREUNING, D. L. Efficient, Transparent, and Comprehensive Runtime Code Manipulation. PhD thesis, Massachusetts Institute of Technology, September 2004.
7. BRUENING, D., AND AMARASINGHE, S. Maintaining Consistency and Bounding Capacity of Software Code Caches. In Proc.3rd International Symposium on Code Generation and Optimization (CGO 2006) (Mar. 2005), pp. 74-85.
8. BRUENING, D., GARNETT, T., AND AMARASINGHE, S. An Infrastructure for Adaptive Dynamic Optimizations. In Proc. International Symposium on Code Generation and Optimization (2003), pp. 265-275.
9. BRUENING, D., KIRIANSKY, V., GARNETT, T., AND BANERJIA, S. Thread-Shared Software Code Caches. In Proc.4th International Symposium on Code Generation and Optimization (CGO 2006) (Mar. 2006).
10. BUNGALE, P., SRIDHAR, S., AND SHAPIRO, J. S. Low-Complexity Dynamic Translation in VDebug. Tech. Rep. SRL2004-02, Johns Hopkins University Systems Research Laboratory, May 2004.
11. BUNGALE, P., SRIDHAR, S., AND SHAPIRO, J. S. Supervisor-Mode Virtualization for x86 in VDebug. Tech. Rep. SRL2004-01, Johns Hopkins University Systems Research Laboratory, May 2004.
12. CHEN, W. K., LERNER, S., CHAIKEN, R., AND GILLIES, D. M. Mojo: A Dynamic Optimization System. In ACM Workshop on Feedback-directed and Dynamic Optimization (FDDO-3) (Dec 2000).
13. CIFUENTES, C., AND EMMERIK, M. V. UQBT: Adaptable binary translation at low cost. In IEEE Computer, 33(3).
14. CIFUENTES, C., LEWIS, B., AND UNO, D. Walkabout-A Retargetable Dynamic Binary Translation Framework. In Technical report 2002-106, Sun Microsystems Laboratories (January 2002).
15. CMELIK, B., AND KEPPEL, D. Shade: A fast instruction- set simulator for execution profiling. In ACM SIGMETRICS Conf. on the Measurement and Modeling of Computer Systems (1994), pp. 128-137.
16. DEUTSCH, L.P., AND SCHIFFMAN, A. M. Efficient Implementation of the Smalltalk-80 System. In Proc. ACM Symposium on Principles of Programming Languages (Jan. 1984), pp. 297-302.
17. DEVINE, S., BUGNION, E., AND ROSENBLUM, M. Virtualization System Including a Virtual Machine Monitor for a Computer with a Segmented Architecture. In United States Patent 6,397,242 (May 2002).
18. DEWAR, R. B. Indirect Threaded Code. In Communications of the ACM (June 1975), no. 6, pp. 330-331.
19. DRAOVIC, B., FRASER, K., HAND, S., HARRIS, T., Ho, A., PRATT, I., WARFIELD, A., BARHAM, P., AND NEUGEBAUER, R. Xen and the Art of Virtualization. In Proc. 2003 ACM Symposium on Operating Systems Principles (Oct. 2003), pp. 164-177.
20. EBCIOGLU, K., AND ALTMAN, E. DAISY: Dynamic Compilation for 100% Architectural Compatibility. In In Proc. 24th International Symposium on Computer Architecture (June 1997), pp. 26-38.
21. ENGLER, D. VCODE: A Retargetable, Extensible, Very Fast Dynamic Code Generation System. In Proc. 23rd Annual ACM Conference on Programming Language Design and Implementation (Philadelphia, PA, USA, May 1996).
22. ENGLER, D., HSIEH, W. C., AND KAASHOEK, M. F. 'C: A Language for High-Level, Efficient, and Machine-Independent Dynamic Code Generation. In Proc. 22nd Annual Symposium on Principles of Programming Languages (Dec. 1995), pp. 131-144.
23. ENGLER, D., AND KAASHOEK, M. F. DPF: Fast, Flexible Message Demultiplexing using Dynamic Code Generation. In Proc. SIGCOMM '96 Conference (Stanford, CA, USA, Aug. 1992), pp. 53-59.
24. ENGLER, D., AND PROEBSTING, T. A. DCG: An Efficient, Retargable Dynamic Code Generation System. In Proc. ASPLOS-VI (Oct. 1994), pp. 238-245.
25. HAZELWOOD, K. Code Cache Management in Dynamic Optimization Systems. PhD thesis, Harvard University, Cambridge, MA, May 2004.
26. HAZELWOOD, K., AND COHN, R. A Cross-Architectural Framework for Code Cache Manipulation. In 4th Annual International Symposium on Code Generation and Optimization (March 2006).
27. HAZELWOOD, K., AND SMITH, J. E. Exploring Code Cache Eviction Granularities in Dynamic Optimization Systems. In 2nd Annual International Symposium on Code Generation and Optimization (March 2004), pp. 89-99.
28. HAZELWOOD, K., AND SMITH, M. D. Code Cache Management Schemes for Dynamic Optimizers. In Proc. Sixth Annual Workshop on Interaction between Compilers and Computer Architectures (Feb. 2002), pp. 102-110.
29. HAZELWOOD, K., AND SMITH, M. D. Generational Cache Management of Code Traces in Dynamic Optimization Systems. In 36th Annual International Symposium on Microarchitecture (San Diego, CA, December 2003), pp. 169-179.
30. HOOKWAY, R. J., AND HERDEG, M. A. DIGITAL FX!32: Combining Emulation and Binary Translation. In Digital Technical Journal, 9(1):3-12 (1997).
31. HUNTER, C., AND BANNING, J. DOS at RISC. In Byte Magazine (Nov. 1989), pp. 361-368.
32. KIRIANSKY, V., BRUENING, D., AND AMARASINGHE, S. Secure Execution via Program Shepherding. In 11th USENIX Security Symposium (August 2002).
33. KRUEGEL, C., ROBERTSON, W., VALEUR, F., AND VIGNA, G. Static Disassembly of Obfuscated Binaries. In Proceedings of USENIX Security 2004 (August 2004).
34. LUK, C. K., COHN, R. S., MUTH, R., PATIL, H., KLAUSER, A., LOWNEY, P. G., WALLACE, S., REDDI, V. J., AND HAZELWOOD, K. Pin: Building Customized Program Analysis Tools With Dynamic Instrumentation. In Programming Languages Design and Implementation 2005 (June 2005), pp. 190-200.
35. MAY, C. MIMIC: A fast System/370 simulator. In Proc. SIGPLAN'87 Symposium on Interpreters and Interpretive Techniques (June 1987), pp. 1-13.
36. NETHERCOTE, N. Dynamic Binary Analysis and Instrumentation. PhD thesis, University of Cambridge, November 2004.
37. OPERATION, A. U. S. System V Interface Definition. 1989.
38. RAU, B. R. Levels of Representation of Programs and the Architecture of Universal Host Machines. In Proc. 11th Annual Workshop on Microprogramming (1978), pp. 67-79.
39. REDDI, V. J., CONNORS, D. A., AND COHN, R. S. Persistence in Dynamic Code Transformation Systems. In Proc. 2005 Workshop on Binary Instrumentation and Analysis (Sept. 2005).
40. SCOTT, K., KUMAR, N., CHILDERS, B., DAVIDSON, J., AND SOFFA, M. Overhead Reduction Techniques for Software Dynamic Translation. In NSF Workshop on Next Generation Software (April 2004).
41. SCOTT, K., KUMAR, N., VELUSAMY, S., CHILDERS, B., DAVIDSON, J., AND SOFFA, M. Retargetable and Reconfigurable Software Dynamic Translation. In ACM SIGMICRO Int'l. Conf. on Code Generation and Optimization (March 2003).
42. SHAPIRO, J. Debug: The Next Generation UNLX Debugger, 1989.
43. SHAPIRO, J. S., NORTHUP, E., DOERRIE, M. S., AND SRIDHAR, S. Coyotos Microkernel Specification, 2006. http://www.coyotos.org/.
44. SHAPIRO, J. S., SMITH, J. M., AND FARBER, D. J. EROS: A fast capability system. In In Proc. 17th ACM Symposium on Operating Systems Principles (Dec. 1999), pp. 170-185.
45. SHIVELEY, R. Enhanced Virtualization on Intel Architecture-based Servers. In Technology@Intel Magazine (april 2005).
46. SRIDHAR, S., SHAPIRO, J. S., AND BUNGALE, P. P. HDTrans: A Low-Overhead Dynamic Translator. In Proc. 2005 Workshop on Binary Instrumentation and Analysis (Sept. 2005).
47. STANDARD PERFORMANCE EVALUATION CORPORATION. SPEC OMP OpenMP Benchmark Suite, version 3.0, Dec. 2003. http://www.spec.org/omp.
48. STANDARD PERFORMANCE EVALUATION CORPORATION. SPEC CPU2000 Benchmark Suite, version 1.3, Nov. 2005. http://www.spec.org/osg/cpu2000.
49. WITCHEL, E., AND ROSENBLUM, M. Embra: Fast and exible machine simulation. In Measurement and Modeling of Computer Systems (1996), pp. 68-79.