An evaluation of misaligned data access handling mechanisms in dynamic binary translation systems

Proceedings of the 2009 CGO - 7th International Symposium on Code Generation and Optimization

Volumn , Issue , 2009, Pages 180-189

  Li, Jianjun ^a   Wu, Chenggang ^a   Hsu, Wei Chung ^b  

^a INSTITUTE OF COMPUTING TECHNOLOGY   (China)

^b UNIVERSITY OF MINNESOTA   (United States)

Author keywords

Binary translation; Misaligned memory access; Optimization

Indexed keywords

APPLICATION SOFTWARES; BINARY TRANSLATION; DATA ACCESS; DYNAMIC BINARY TRANSLATION; EXISTING METHOD; INSTRUCTION SET ARCHITECTURE; MEMORY OPERATIONS; MISALIGNED MEMORY ACCESS; MODERN ARCHITECTURES; NATURAL BOUNDARY; NEW MECHANISMS; RUNTIME; TARGET MACHINES;

ALIGNMENT; BINARY CODES; NETWORK COMPONENTS; OPTIMIZATION;

DATA HANDLING;

EID: 67650554318     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CGO.2009.22     Document Type: Conference Paper

References (24)

1. R. L. Sites, A. Chernoff, M. B. Kirk, M. P. Marks, S. G. Robinson. Binary translation, Communications of the ACM, 36(2), 69-81, Feb. 1993.
2. A. Chernoff, M. Herdeg, R. Hookway, C. Reeve, N. Rubin, T. Tye, S. B. Yadavalli, and J. Yates. FX!32: a Profile-Directed Binary Translator, IEEE Micro, vol.18(2),1998.
3. L. Baraz, T. Devor, O. Etzion, S. Goldenberg, A. Skaletsky, Y. Wang and Y. Zemach. IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium based systems, Proceedings of the 36th International Symposium on Microarchitecture, 2003.
4. F. Bellard. QEMU, a Fast and Portable Dynamic Translator, Proceedings of the 2005 USENIX Annual Technical Conference, 2005.
5. V. Bala, E. Duesterwald, and S. Banerjia. Dynamo: A transparent dynamic optimization system, In PLDI '00: Proceedings of the ACM SIGPLAN 2000 Conference on Programming Language Design and Implementation, pages 1-12. New York, NY, USA, June 2000.
6. W. Chen, S. Lerner, R. Chaiken, and D. Gillies. Mojo: A dynamic optimization system, In Proceedings of the ACM Workshop on Feedback- Directed and Dynamic Optimization FDDO-3, December 2000.
7. V. Packirisamy, S. Wang, A. Zhai, W. Hsu, P. Yew. Supporting Speculative Multithreading on Simultaneous Multithreaded Processors, HiPC 2006, 148-158.
8. N. Nethercote, J. Seward. Valgrind: a framework for heavyweight dynamic binary instrumentation, Proceedings of the 2007 ACM SIGPLAN conference on Programming language design and implementation, June 10-13, 2007, San Diego, California, USA.
9. P. P. Bungale, C. Luk. PinOS: A Programmable Framework for Whole-System Dynamic Instrumentation, Proceedings of the 3rd ACM/USENIX International Conference on Virtual Execution Environments( VEE 2007), June 2007.
10. F. Qin, C. Wang, Z. Li, H. Kim, Y. Zhou, Y. Wu. LIFT: A Low- Overhead Practical Information Flow Tracking System for Detecting Security Attacks, MICRO 2006, 135-148.
11. J. E. Smith, R. Nair. Virtual Machines: Versatile Platforms for Systems and Processes, Elsevier, Morgan Kaufmann Publishers, May 2005, ISBN 1-55860-910-5.
12. J. L. Hennessy, D. A.Patterson. Computer Architecture: A Quantitative Approach, 4rd ed. Elsevier, Morgan Kaufmann Publishers, SEP 2006, ISBN-13:978-0-12-370490-0, ISBN-10:0-12-370490-370491
13. Dehnert, Grant, Banning, Johnson, Kistler, Klaiber, Mattson. The Transmeta Code Morphing Software: using speculation, recovery, and adaptive retranslation to address real-life challenges, Proceedings of the International Symposium on Code Generation and Optimization, 2003.
14. B. Coon, G. D'Souza, P. Serris. Patent: Pipeline Replay Support for Unaligned Memory Operations, United States Patent, 7134001B1,2006.
15. R. J. Hookway, M. A. Herdeg. Digital FX!32: Combining Emulation and Binary Translation, Digital Technical J., Vol.9, No.1, 1997, pp. 3-12.
16. P. J.Drongowski, D. Hunter, M. Fayyazi, D. Kaeli. Studying the Performance of the FX!32 Binary Translation System, Proceedings of the 1st Workshop on Binary Translation , Newport Beach, CA, Oct, 1999.
17. C. Zheng, C. Thompson. PA-RISC to IA-64: transparent execution, no recompilation, IEEE Computer, Mar, 2000.
18. T. Feng, W. Chenggang, Z. Zhaoqing, Y. Hao. Exception Handling in Application Level Binary Translation, Journal of Computer Research and Development, 2006, 2166-2173.
19. J. Li, Ch. Wu. A New Replacement Algorithm on Content Associative Memory for Binary Translation System, 1st Workshop on Architectural and Microarchitectural Support for Binary Translation, June, 2008.
20. Compaq Computer Corporation. Alpha Architecture Handbook, 1998.
21. Intel Corporation. Intel 64 and IA-32 Architectures Software Developer's Manual, Vol.1-3 2006.
22. Standard Performance Evaluation Corporation. SPEC CPU2000 Benchmarks, http://www.specbench.org/osg/cpu2000.
23. Standard Performance Evaluation Corporation. SPEC CPU2006 Benchmarks, http://www.specbench.org/osg/cpu2006.
24. D. R. Ditzel. Transmeta's Crusoe: Cool chips for mobile computing. In IEEE, editor, Hot Chips 12: Stanford University, Stanford, California, August 13-15, 2000.