DBT path selection for holistic memory efficiency and performance

VEE 2010 - Proceedings of the 2010 ACM SIGPLAN/SIGOPS International Conference on Virtual Execution Environments

Volumn , Issue , 2010, Pages 145-156

  Guha, Apala ^a   Hazelwood, Kim ^a   Soffa, Mary Lou ^a  

^a University of Virginia   (United States)

Author keywords

Dynamic binary translation; Embedded systems; Memory management; Path selection; Virtual machines

Indexed keywords

BUILDING DYNAMICS; CODE SIZE; COMPLEX INTERACTION; DYNAMIC BINARY TRANSLATION; IMPACT PERFORMANCE; MEMORY EFFICIENCY; MEMORY MANAGEMENT; PATH SELECTION; PATH SELECTION STRATEGIES; SOFTWARE CODES; VIRTUAL MACHINES;

BINARY CODES; DATA STRUCTURES; EMBEDDED SYSTEMS; PROGRAM TRANSLATORS; RESEARCH;

CACHE MEMORY;

EID: 77952410058     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1735997.1736018     Document Type: Conference Paper

References (28)

1. J. Baiocchi, B. R. Childers, J. W. Davidson, J. D. Hiser, and J. Misurda. Fragment cache management for dynamic binary translators in embedded systems with scratchpad. In International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, pages 75-84, Salzburg, Austria, 2007.
2. J. A. Baiocchi, B. R. Childers, J. W. Davidson, and J. D. Hiser. Reducing pressure in bounded DBT code caches. In International Conference on Compilers, Architectures and Synthesis for Embedded Systems, pages 109-118, Atlanta, GA, USA, 2008.
3. V. Bala, E. Duesterwald, and S. Banerjia. Dynamo: a transparent dynamic optimization system. In Conference on Programming Language Design and Implementation, pages 1-12, Vancouver, British Columbia, Canada, 2000.
4. D. Bruening and S. Amarasinghe. Maintaining consistency and bounding capacity of software code caches. In International Symposium on Code Generation and Optimization, pages 74-85, San Jose, California, 2005.
5. D. Bruening and E. Duesterwald. Exploring optimal compilation unit shapes for an embedded just-in-time compiler. In In Proceedings of the 2000 ACM Workshop on Feedback-Directed and Dynamic Optimization FDDO-3, pages 13-20, 2000.
6. D. Bruening, T. Garnett, and S. Amarasinghe. An infrastructure for adaptive dynamic optimization. In International Symposium on Code Generation and Optimization, pages 265-275, San Francisco, California, 2003.
7. D. Bruening, V. Kiriansky, T. Garnett, and S. Banerji. Thread-shared software code caches. In 4th Int'l Symposium on Code Generation and Optimization, pages 28-38, Manhattan, New York, NY, March 2006.
8. D. L. Bruening. Efficient, Transparent and Comprehensive Runtime Code Manipulation. PhD thesis, Massachusetts Institute of Technology, Cambridge, MA, September 2004.
9. G. Desoli, N. Mateev, E. Duesterwald, P. Faraboschi, and J. A. Fisher. Deli: a new run-time control point. In 35th International Symposium on Microarchitecture, pages 257-268, Istanbul, Turkey, 2002.
10. E. Duesterwald and V. Bala. Software profiling for hot path prediction: less is more. In ASPLOS-IX: Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, pages 202-211, Cambridge, Massachusetts, United States, 2000.
11. A. Guha, K. Hazelwood, and M. L. Soffa. Reducing exit stub memory consumption in code caches. In International Conference on High-Performance Embedded Architectures and Compilers (HiPEAC), pages 87-101, Ghent, Belgium, January 2007.
12. A. Guha, K. Hazelwood, and M. L. Soffa. Code lifetime based memory reduction for virtual execution environments. In 6th Workshop on Optimizations for DSP and Embedded Systems (ODES), Boston, MA, March 2008.
13. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. Mibench : A free, commercially representative embedded benchmark suite. In Workshop on Workload Characterization, pages 3-14, 2001.
14. K. Hazelwood and A. Klauser. A dynamic binary instrumentation engine for the ARM architecture. In International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, pages 261-270, Seoul, Korea, 2006.
15. K. Hazelwood, G. Lueck, and R. Cohn. Scalable support for multithreaded applications on dynamic binary instrumentation systems. In ISMM '09: Proceedings of the 2009 international symposium on Memory management, pages 20-29, Dublin, Ireland, 2009.
16. K. Hazelwood and M. D. Smith. Managing bounded code caches in dynamic binary optimization systems. Transactions on Code Generation and Optimization (TACO), 3(3):263-294, September 2006.
17. J. L. Henning. Spec cpu2000: Measuring CPU performance in the new millennium. Computer, 2000.
18. D. J. Hiniker, K. Hazelwood, and M. D. Smith. Improving region selection in dynamic optimization systems. In 38th International Symposium on Microarchitecture, pages 141-154, Barcelona, Spain, November 2005.
19. J. D. Hiser, D.Williams, A. Filipi, J.W. Davidson, and B. R. Childers. Evaluating fragment construction policies for SDT systems. In Conference on Virtual Execution Environments, pages 122-132, Ottawa, Ontario, Canada, 2006.
20. W. Hu, J. Hiser, D.Williams, A. Filipi, J.W. Davidson, D. Evans, J. C. Knight, A. Nguyen-Tuong, and J. Rowanhill. Secure and practical defense against code-injection attacks using software dynamic translation. In Conference on Virtual Execution Environments, pages 2-12, Ottawa, Canada, 2006.
21. V. Janapareddi, D. Connors, R. Cohn, and M. D. Smith. Persistent code caching: Exploiting code reuse across executions and applications. In International Symposium on Code Generation and Optimization, pages 74-88, San Jose, California, 2007.
22. W. ke Chen, S. Lerner, R. Chaiken, and D. Gilles. Mojo: A dynamic optimization system. In Proceedings of the 4th ACM Workshop on Feedback-Directed and Dynamic Optimization, pages 81-90, 2000.
23. V. Kiriansky, D. Bruening, and S. Amarasinghe. Secure execution via program shepherding. In 11th USENIX Security Symposium, pages 191-206, San Francisco, CA, 2002.
24. N. Kumar, B. R. Childers, D. Williams, J. W. Davidson, and M. L. Soffa. Compile-time planning for overhead reduction in software dynamic translators. Int. J. Parallel Program., 33(2):103-114, 2005.
25. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S.Wallace, V. Janapareddi, and K. Hazelwood. Pin: Building customized program analysis tools with dynamic instrumentation. In Conference on Programming Language Design and Implementation, pages 190- 200, Chicago, IL, June 2005.
26. R.W. Moore, J. A. Baiocchi, B. R. Childers, J.W. Davidson, and J. D. Hiser. Addressing the challenges of DBT for the ARM architecture. In LCTES '09: Proceedings of the 2009 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, pages 147-156, Dublin, Ireland, 2009.
27. N. Nethercote and J. Seward. Valgrind: a framework for heavyweight dynamic binary instrumentation. In PLDI '07: Proceedings of the 2007 ACM SIGPLAN conference on Programming language design and implementation, pages 89-100, San Diego, California, USA, 2007.
28. K. Scott, N. Kumar, S. Velusamy, B. Childers, J. Davidson, and M. L. Soffa. Reconfigurable and retargetable software dynamic translation. In 1st Int'l Symposium on Code Generation and Optimization, pages 36-47, San Francisco, California, March 2003.