Energy efficient Phase Change Memory based main memory for future high performance systems

2011 International Green Computing Conference and Workshops, IGCC 2011

Volumn , Issue , 2011, Pages

  Bheda, Rishiraj A ^a   Poovey, Jason A ^b   Beu, Jesse G ^b   Conte, Thomas M ^b  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^b Georgia Institute of Technology   (United States)

Author keywords

DRAM; Energy; Memory Controller; PCM

Indexed keywords

DRAM MEMORIES; EMBEDDED DRAM; ENERGY; ENERGY EFFICIENT; ENERGY REDUCTION; HIGH DENSITY MEMORY; HIGH PERFORMANCE SYSTEMS; HYBRID MEMORIES; LOW ENERGIES; MAIN MEMORY; MEMORY ACCESS TIME; MEMORY CHIPS; MEMORY CONTROLLER; POTENTIAL SOLUTIONS;

CONTROLLERS; DYNAMIC RANDOM ACCESS STORAGE; ENERGY EFFICIENCY; ENERGY UTILIZATION; HYBRID SYSTEMS; PHASE CHANGE MEMORY; PULSE CODE MODULATION; SEPARATION; SYSTEMS ANALYSIS;

CACHE MEMORY;

EID: 80053198908     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IGCC.2011.6008569     Document Type: Conference Paper

References (21)

1. Moinuddin K. Qureshi, Vijayalakshmi Srinivasan, Jude A. Rivers, "Scalable high performance main memory system using phasechange memory technology," in ISCA'09.
2. Ricardo Gonzalez and Mark Horowitz, "Energy dissipation in general purpose microprocessors," in IEEE Journal of Solid State Circuits, Vol. 31, No. 9, September 1996.
3. Mircea R. Stan and Kevin Skadron, "Power aware computing," published by IEEE Computer Society, December 2003.
4. Omid Azizi, Aqeel Mahesri, Benjamin C. Lee, Sanjay J. Patel, Mark Horowitz, "Energy-performance tradeoffs in processor architecture and circuit design: A marginal cost analysis," in ISCA'10
5. Prasanth Mangalagiri, Aditya Yanamandra, Yuan Xie, N. Vijaykrishnan, Mary Jane Irwin, Karthik Sarpatwari, O. O. Awadel Karim, "A low power phase change memory based hybrid cache architecture," in GLSVLSI'08.
6. Xiaoxia Wu, Jian Li, Lixin Zhang, Evan Speight, Ram Rajamony, Yuan Xie, "Hybrid cache architecturewith disparate memory technologies," in ISCA'09.
7. Bruce Jacob, Spencer W. Ng, David T. Wang, Memory Systems -Cache, DRAM, Disk. Elsevier, 2008
8. Xiangyu Dong, Norman P. Jouppi, Yuan Xie, "PCRAMsim: System level performance, energy, and area modeling for phase-change RAM," in ICCAD'09.
9. Benjamin C. Lee, Engin Ipek, Onur Mutlu, Doug Burger, "Architecting phase change memory as a scalable DRAM alternative," in ISCA'09.
10. Hideto Hidaka, Yoshio Matsuda, Mikio Asakura, Kazuyasu Fujishima, "The cache DRAM architecture : A DRAM with an onchip cache memory," in IEEE Micro'1990.
11. Gaurav Dhiman, Raid Ayoub, Tajana Rosing, "PDRAM: A hybrid PRAM and DRAM main memory system," in DAC'09.
12. Kshitij Sudan, Niladrish Chatterjee, David Nellans, Manu Awasthi, Rajeev Balasubramonian, Al Davis, "Micro-pages : Increasing DRAM efficiency with locality-aware data placement," in ASPLOS'10.
13. Shyamkumar Thoziyoor, Naveen Muralimanohar, Jung Ho Ahn, and Norman P. Jouppi, CACTI 5.1, HP Laboratories, Palo Alto.
14. Micron system power calculator, http://www.micron.com/support/dram/power- calc.html
15. David Wang, Brinda Ganesh, Nuengwong Tuaycharoen, Kathleen Baynes, Aamer Jaleel, and Bruce Jacob, "DRAMsim: A memory system simulator," ACM SIGARCH Computer Architecture New, Vol. 33, No. 4, September 2005.
16. Benjamin C. Lee, Ping Zhou, Engin Ipek, Onur Mutlu, Jun Yang, Youtao Zhang, Bo Zhao, Doug Burger, "Phase change technology and the future of main memory," IEEE Micro Top Picks 2010.
17. Pirovano A, Lacaita A.L., Benvenuti A, Pellizzer F., Hudgens S., Bez, R., "Scaling analysis of phase-change memory technology," IEDM'03.
18. Micron Technical Note, Calculating memory system power for DDR3.
19. JEDEC SDRAM DDR3 standard
20. IBM Announces Industry's Densest, Fastest On-Chip Dynamic Memory in 32-Nanometer, Silicon-on-Insulator Technology, IBM press release, September 2009.
21. Vijay Janapa Reddi, Alex Settle, and Daniel A. Connors, Robert S. Cohn, "PIN: A Binary Instrumentation Tool for Computer Architecture Research and Education," in WCAE'04.