Highly integrated and tunable RF front ends for reconfigurable multiband transceivers: A tutorial

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 58, Issue 9, 2011, Pages 2038-2050

  Darabi, Hooman ^a   Mirzaei, Ahmad ^a   Mikhemar, Mohyee ^a  

^a BROADCOM CORPORATION   (United States)

Author keywords

Cellular; duplexers; EDGE; electrical balance; filters; frequency division duplexing; frequency selectivity; front end; GSM; passive; quality factor; SAW filters; software defined radios; WCDMA

Indexed keywords

ACOUSTIC SURFACE WAVE FILTERS; COGNITIVE RADIO; FILTERS (FOR FLUIDS); GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS; PASSIVE FILTERS; SOFTWARE RADIO;

CELLULAR; DUPLEXERS; EDGE; FREQUENCY DIVISION DUPLEXING; FREQUENCY SELECTIVITY; FRONT END; PASSIVE; QUALITY FACTORS; SA WFILTER; SOFTWARE-DEFINED RADIOS; WCDMA;

RADIO TRANSCEIVERS;

EID: 80052880612     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2011.2162460     Document Type: Article

References (54)

1. J. Mitola, "Cognitive radio architecture evolution," Proc. IEEE, vol. 97, no. 4, pp. 626-641, Apr. 2009.
2. J. Mitola, "The software radio architecture," IEEE Commun. Mag., vol. 33, no. 5, pp. 26-38, May 1995.
3. R. Bagheri et al, "An 800-MHz-6 GHz software-defined wireless receiver in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 41, pp. 2860-2876, Dec. 2006.
4. B. Murmann, ADC Performance Survey 1997-2008 [Online]. Available: http://www.stanford.edu/murmann/adcsurvey.html
5. O. E. Erdogan et al., "A single-chip quad-band GSM/GPRS transceiver in 0.18 fi m standard CMOS," ISSCC Dig. Tech. Papers, pp. 318-319, Feb. 2005.
6. O. Bonnaud etal, "A fully integrated SoC for GSM/GPRS in 0.13//m CMOS," ISSCC Dig. Tech. Papers, pp. 482-483, Feb. 2006.
7. R. Pullela et al, "An integrated closed-loop polar transmitter with saturation prevention and low-IF receiver for quad-band GPRS/EDGE," ISSCC Dig. Tech. Papers, pp. 112-113.
8. H. Darabi et al., "A quad-band GSM/GPRS/EDGE SoC in 65 nm CMOS," in VLSISymp., Jun. 2010, pp. 89-90.
9. H. Darabi et al, "A fully integrated quad-band GPRS/EDGE radio in 0.13 fi m CMOS," ISSCC Dig. Tech. Papers, pp. 206-207, Feb. 2008.
10. J. Mehta et al, "A 0.8 mm2 all-digital SAW-less polar transmitter in 65 nm EDGE SoC," ISSCC Dig. Tech. Papers, pp. 58-59, Feb. 2010.
11. G. Puma et al, "Integration of a SiP for GSM/EDGE in CMOS technology," ISSCC Dig. Tech. Papers, pp. 210-211, Feb. 2008.
12. M. Elliott et al, "A polar modulator transmitter for EDGE," ISSCC Dig. Tech. Papers, pp. 188-189, Feb. 2004.
13. S. Pipilos etal, "A Si 1.8 GHz RLC filter with tunable center frequency and quality factor," IEEE J. Solid-State Circuits, vol. 31, no. 10, pp. 1517-1525, 1996.
14. X. He and W. Kuhn, "A 2.5-GHz low-power, high dynamic range, self-tuned Q-enhanced LC filter in SOI," IEEE J. Solid-State Circuits, vol. 40, no. 8, pp. 1618-1628, 2005. (Pubitemid 41118755)
15. W. Kuhn et al, "Dynamic range performance of on-chip RF bandpass filters," IEEE Trans Circuits Syst. II, Exp. Briefs, vol. 50, no. 10, pp. 685-694, 2003.
16. M. C. M. Soer et al, "A 0.2-to-2.0 GHz 65 nm CMOS receiver without LNA achieving 〉 11 dBm IIP3 and 〈 6.5 dB NF," ISSCC Dig. Tech. Papers, pp. 222-223, Feb. 2009.
17. C. Andrews et al, "A passive-mixer-first receiver with baseband-controlled RF impedance matching, 〈 6 dB NF, and 〉 27 dBm wideband IIP3," ISSCC Dig. Tech. Papers, pp. 46-47, Feb. 2010.
18. H. Darabi, "A blocker filtering technique for SAW-less wireless receivers," IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2766-2773, Dec. 2007.
19. L. Franks and I. Sandberg, "An alternative approach to the realizations of network functions: N-path filter," Bell Syst. Tech. J., pp. 1321-1350, 1960.
20. D. V. Grunigen et al, "An integrated CMOS switched-capacitor bandpass filter based on N-path and frequency-sampling principles," IEEE J. Solid-State Circuits, vol. SC-18, no. 6, pp. 753-761, 1983.
21. A. Mirzaei et al, "Analysis and optimization of direct-conversion receivers with 25% duty-cycle current-driven passive mixers," IEEE Trans Circuits Syst. I, Reg. Papers, vol. 47, no. 9, pp. 2353-2366, 2010.
22. A. Mirzaei et al, "A 65 nm CMOS quad-band SAW-less receiver for GSM/GPRS/EDGE," in Proc. VLSISymp., Jun. 2010, pp. 179-180.
23. A. Mirzaei, J. Leete, X. Chen, and H. Darabi, "A frequency translation technique for SAW-less 3G receivers," in Proc. VLSISymp., Jun. 2009, pp. 280-281.
24. A. Mirzaei et al, "Analysis and optimization of current-driven passive mixers in narrowband direct-conversion receivers," IEEE J. Solid-State Circuit, vol. 44, no. 10, pp. 2678-2688, Oct. 2009.
25. D. Kaczman etal, "A single-chip 10-band WCDMA/HSDPA 4-band GSM/EDGE SAW-less CMOS receiver with DigRF 3G interface and 90 dBmIIP3,"IEEEJ. Solid-State Circuits, vol. 44, no. 3, pp. 718-739, 2009.
26. B. Tenbroeketal., "Single-chip tri-band WCDMA/HSDPA transceiver without external SAW filters and with integrated TX power control," ISSCCDig. Tech. Papers, pp. 202-203, Feb. 2008.
27. C. Jones et al, "Direct-conversion WCDMA transmitter with-163 dBc/Hz noise at 190 MHz offset," ISSCC Dig. Tech. Papers, pp. 336-337, Feb. 2007.
28. Q. Huang et al., "A tri-band SAW-less WCDMA/HSPA RF CMOS transceiver with on-chip DC-DC converter connectable to battery," in ISSCCDig. Tech. Papers, Feb. 2010, pp. 60-61.
29. X. He et al, "A 45 nm WCDMA transmitter using direct quadrature voltage modulator with high oversampling digital front-end," in ISSCC Dig. Tech. Papers, Feb. 2010, pp. 62-63.
30. A. Mirzaei and H. Darabi, "A low-power WCDMA transmitter with an integrated notch," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2868-2888, 2008.
31. G. A. Campbell et al, "Maximum output networks for telephone substation and repeater circuits," Trans. AIEE, vol. 39, 1920.
32. E. Sartori, "Hybrid transformers," IEEE Trans. Parts, Mater., Packag., vol. PMP-4, no. 8, pp. 59-66, Sep. 1968.
33. M. Mikhemar et al., "A tunable integrated duplexer with 50 dB isolation in 40 nm CMOS," in ISSCC Dig. Tech. Papers, Feb. 2009, pp. 386-387.
34. M. Mikhemar et al., "An on-chip wideband and low-loss duplexer for 3G/4G CMOS radios," in VLSISymp., Jun. 2010, pp. 129-130.
35. M. Ahn etal, "A 1.8-GHz 33-dBm P0.1-dB CMOS T/R switch using stacked FETs with feed-forward capacitors in a floated well structure," IEEE Trans. Microw. Theory Tech., vol. 57, no. 11, pp. 2661-2670, 2009.
36. H. Darabi et al, "A quad-band GSM/GPRS/EDGE SoC in 65 nm CMOS," IEEE J. Solid-State Circuits, vol. 46, no. 4, pp. 870-872, Apr. 2011.
37. M. Youssef, A. Zolfaghari, H. Darabi, and A. Abidi, "A low-power wideband polar transmitter for 3G applications," ISSCC Dig. Tech. Papers, Feb. 2011.
38. Z. Boos et al., "A fully digital multi-mode polar transmitter employing 17b RF DAC in 3G mode," ISSCCDig. Tech. Papers, Feb. 2011.
39. H. Darabi and A. A. Abidi, "Noise in RF-CMOS mixers: A simple physical model," IEEE J. Solid-State Circuits, vol. 35, no. 1, pp. 15-25, 2000. (Pubitemid 30552995)
40. H. Darabi, H. Jensen, and A. Zolfaghari, "Analysis and design of small signal polar transmitters for cellular applications," IEEE J. Solid-State Circuits, vol. 46, no. 6, pp. 1237-1249, 2011.
41. Y. Akamine et al, "A polar loop transmitter with digital interface including a loop-bandwidth calibration system," in ISSCC Dig. Tech. Papers, Feb. 2007, pp. 348-349.
42. R. B. Staszewski et al, "A 24 mm2 quad-band single-chip GSM radio with transmitter calibration in 90 nm digital CMOS," in ISSCC Dig. Tech. Papers, Feb. 2008, pp. 208-209.
43. A. Hietala, "A quad-band 8PSK/GMSK polar transceiver," IEEE J. Solid-State Circuits, vol. 41, no. 5, pp. 1131-1141, 2006.
44. T. Sowlati et al, "Quad-band GSM/GPRS/EDGE polar loop transmitter," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2179-2189, 2004.
45. M. Cassia et al, "A low-power CMOS SAW-less quad band WCDMA/HSPA/HSPA +/1X/EGPRS transmitter," IEEE J. Solid-State Circuits, vol. 44, no. 7, pp. 1897-1906, Jul. 2009.
46. T. Sowlati et al, "Single-chip multi-band WCDMA/HSDPA/HSUPA/EGPRS transceiver with diversity receiver and 3G DigRF interface without SAW filters in transmitter/3G receiver," in ISSCC Dig. Tech. Papers, Feb. 2009, pp. 116-117.
47. M. Ingels et al., "A 5 mm2 40 nm LP CMOS transceiver for a software-defined radio platform," IEEE J. Solid-State Circuits, vol. 45, no. 12, pp. 2794-2806, 2010.
48. A. Mirzaei et al, "A 65 nm CMOS quad-band SAW-less receiver for GSM/GPRS/EDGE," IEEE J. Solid-State Circuits, vol. 46, no. 4, pp. 950-964, Apr. 2011.
49. J. Borremans et al, "A 40 nm CMOS highly linear 0.4-to-6 GHz receiver resilient to 0 dBm out-of-band blockers," in ISSCC Dig. Tech. Papers, Feb. 2011, pp. 62-64.
50. I. Lu et al, "A SAW-less GSM/GPRS/EDGE receiver embedded in a 65 nm SoC," in ISSCCDig. Tech. Papers, Feb. 2011, pp. 364-365.
51. S. Ayazian and R. Gharpurey, "Feedforward interference cancellation in radio receiver front-ends," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 10, pp. 902-906, Oct. 2007. (Pubitemid 350123799)
52. R. Gharpurey and S. Ayazian, "Feedforward interference cancellation in narrow-band receivers," in Proc. IEEE Dallas/CAS Workshop Design, Appl, Integr. Software, 2006, pp. 67-70.
53. H. Khatri et al, "Distortion in current commutating passive CMOS downconversion mixers," IEEE Trans. Microw. Theory Tech., vol. 57, no. 11, pp. 2671-2681, Nov. 2009.
54. A. Safarian et al., "Integrated blocker filtering RF front-ends," in Proc. 2007 Radio Freq. Integr. Circuits (RFIC) Symp., 2007, pp. 13-16.