Fault containment in a reconfigurable Multi-Processor System-on-a-Chip

Proceedings - ISIE 2011: 2011 IEEE International Symposium on Industrial Electronics

Volumn , Issue , 2011, Pages 1561-1568

  Obermaisser, R ^a   Hoftberger O ^b  

^a UNIVERSITY OF SIEGEN   (Germany)

^b VIENNA UNIVERSITY OF TECHNOLOGY   (Austria)

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION INTERFACE; COMPONENT BEHAVIOR; EMBEDDED REAL TIME SYSTEMS; FAULT CONTAINMENT; FAULT INJECTION; MULTI-PROCESSORS; NETWORK-ON-A-CHIP; RE-CONFIGURABLE; RESOURCE MANAGERS; SYSTEM-ON-A-CHIP; TIME TRIGGERED;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMMUNICATION; EMBEDDED SYSTEMS; EXPERIMENTS; INDUSTRIAL ELECTRONICS; MICROPROCESSOR CHIPS;

REAL TIME SYSTEMS;

EID: 80052836319     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISIE.2011.5984393     Document Type: Conference Paper

References (22)

1. H. Heinecke, K.-P. Schnelle, H. Fennel, J. Bortolazzi, L. Lundh, J. Leflour, J.-L. Maté, K. Nishikawa, and T. Scharnhorst, "AUTomotive Open System ARchitecture-An Industry-Wide Initiative to Manage the Complexity of Emerging Automotive E/E-Architectures," in Proceedings of the Convergence Int. Congress & Exposition On Transportation Electronics. Detroit, MI, USA: SAE, Oct. 2004, 2004-21-0042.
2. ARINC Specification 651: Design Guide for Integrated Modular Avionics, Aeronautical Radio, Inc., 2551 Riva Road, Annapolis, Maryland 21401, Nov. 1991.
3. W. Wolf, "The future of multiprocessors systems on chips," in Proc. of the Design Automation conference. IEEE Press, 2004.
4. M. Day and P. Hofstee, "Hardware and software architectures for the Cell broadband engine processor," in Proc. of the CODES+ISSS Conference. Austin, Texas: IBM Systems & Technology Group, 2005.
5. T. A. amd T.M. Pinkston, "On characterizing performance of the cell broadband engine element interconnect bus," in Proc. of the First International Symposium on Networks-on-Chip, May 2007, pp. 18-29.
6. J. Rushby, "Modular certification," Computer Science Laboratory SRI International, 333 Ravenswood Avenue, Menlo Park, CA 94025, USA, Tech. Rep., Sep. 2001.
7. K. Goossens, J. Dielissen, and A. Radulescu, "The AEthereal network on chip: Concepts, architectures, and implementations," IEEE Design and Test of Computers, vol. 22, pp. 414-421, 2005.
8. M. Millberg, E. Nilsson, R. Thid, S. Kumar, and A. Jantsch, "The nostrum backbone-a communication protocol stack for networks on chip," in Proc. Of the 17th International Conference on VLSI Design, 2004, pp. 693-696.
9. T. Bjerregaard and J. Sparso, "Implementation of guaranteed services in the MANGO clockless network-on-chip," IEEE Proc.-Computers and Digital Techniques, vol. 153, pp. 217-229, 2006.
10. IBM, Sony, and Toshiba, "Cell broadband engine architecture," Tech. Rep., Oct. 2006.
11. OCP-IP Association, "Open core protocol specification 2.1," 2005.
12. ARM, "AXI protocol specification," 2004.
13. R. Obermaisser, C. E. Salloum, B. Huber, and H. Kopetz, "The timetriggered system-on-a-chip architecture," in Proc. of the IEEE Int. Symposium on Industrial Electronics, Jun. 2008, pp. 1941-1947.
14. H. Kopetz, Real-Time Systems, Design Principles for Distributed Embedded Applications. Boston, Dordrecht, London: Kluwer Academic Publishers, 1997.
15. H.Kopetz, "Pulsed data streams," in IFIP TC 10 Working Conference on Distributed and Parallel Embedded Systems (DIPES 2006). Braga, Portugal: Springer, Oct. 2006, pp. 105-124.
16. J. Hennessy and D. Patterson, Computer Architecture: A Quantitative Approach, 4th ed. Morgan Kaufmann Publishers, 2006.
17. C. Temple, "Avoiding the babbling-idiot failure in a time-triggered communication system," in Proc. of the Symposium on Fault-Tolerant Computing, 1998, pp. 218-227. [Online]. Available: citeseer.nj.nec.com/ temple98avoiding.html
18. B. Huber, C. E. Salloum, and R. Obermaisser, "A resource management framework for mixed-criticality embedded systems," in Proc. of the 34th Annual Conference of the IEEE Industrial Electronics Society (IECON 2008), Orlando, USA, 2008.
19. Altera Corp., Stratix III Device Handbook, 2009.
20. C. Paukovits and H. Kopetz, "Concepts of switching in the timetriggered network-on-chip," in Proc. of the 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), 2008, pp. 120-129.
21. TTSoC, "TT-SoC time-triggered system-on-a-chip architecture, FIT-IT project 813299/7852-deliverable D2.2: Design of the NoC-FPGA," Tech. Rep., Oct. 2007.
22. TTSoC, "TT-SoC time-triggered system-on-a-chip architecture, FIT-IT project 813299/7852-deliverable D4.2: TNA prototype implementation," Tech. Rep., 2008.