Fast algorithms for IR voltage drop analysis exploiting locality

Proceedings - Design Automation Conference

Volumn , Issue , 2011, Pages 996-1001

  Köse, Selcuk ^a   Friedman, Eby G ^a  

^a University of Rochester   (United States)

Author keywords

Design verification; Effective resistance; Power grid analysis; Voltage drop

Indexed keywords

COMPUTER AIDED DESIGN; VOLTAGE CONTROL;

CLOSED-FORM EXPRESSION; DESIGN VERIFICATION; EFFECTIVE RESISTANCES; POWER DISTRIBUTION NETWORK; POWER GRID ANALYSIS; RELATED ALGORITHMS; VOLTAGE DROP; VOLTAGE-DROP ANALYSIS;

ELECTRIC POWER TRANSMISSION NETWORKS;

EID: 80052676650     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2024724.2024944     Document Type: Conference Paper

References (19)

1. J. N. Kozhaya, S. R. Nassif, and F. N. Najm, "A Multigrid-Like Technique for Power Grid Analysis," IEEE Transactions on Compnter-Aided Design of Integrated Circuits and Systems, Vol. 21, No. 10, pp. 1148-1160, October 2002.
2. S. Pant, D. Blaauw, and E. Chiprout, "Power Grid Physics and Implications for CAD," IEEE Design and Test of Computers, Vol. 24, No. 3, pp. 246-254, May 2007.
3. R. Jakushokas, M. Popovich, A. V. Mezhiba, S. Kose, and E. G. Friedman, Power Distribution Networks with On-Chip Decoupling Capacitors, Second Edition, Springer, 2011.
4. S. Kose and Eby G. Friedman, :"Simultaneous Co-Design of Distributed On-Chip Power Supplies and Decoupling Capacitors," Proceedings of the IEEE International SOC Conference, pp. 15-18, September.
5. Y. Zhong and M. D. F. Wong, "Fast Algorithms for IR Drop Analysis in Large Power Grid," Proceedings of the IEEEIACM International Conference on Computer-Aided Design, pp. 351-357, November 2005 2005.
6. Y. I. Ismail and E. C. Friedman, "DDT: Direct Derivation of Transfer Function-An Alternative to Moment Matching for Tree Structured Interconnect," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 21, No. 2, pp. 131-144, February 2002.
7. H. Li et al., "Partitioning-Based Approach to Fast On-Chip Decap Budgeting and Minimization," IEEE Transactions on Computer-A ided Design of Integrated Circuits and Systems, Vol. 25, No. 11, pp. 2402-2412, November 2006.
8. H. Qian, S. R. Nassif, and S. S. Sapatnekar, "Random Walks in a Supply Network," Proceedings of the IEEEIACM Design Automation Conference, pp. 93-98, June 2003.
9. P. Gupta and A. B. Kahng, "Efficient Design and Analysis of Robust Power Distribution Meshes," Proceedings of the IEEE International Conference on VLSI Design, pp. 337-342, January 2006.
10. K. Shakeri and J. D. Meindl, "Compact Physical IR-Drop Models for Chip/Package Co-Design of Gigascale Integration (GSI)," IEEE Transactions on Electron Devices, VoL 52, No. 6, pp. 1087-1096, June 2005.
11. F. Y. Wu, "Theory of Resistor Networks: the Two-Point Resistance," Journal of Physics A: Mathematical and General, Vol. 37, No. 26, pp. 6653-6673, June 2004.
12. G. Venezian, "On the Resistance between Two Points on a Grid," American Journal of Physics, Vol. 62, No. 11, pp. 1000-1004, November 1994.
13. S. Kose and E. G. Friedman, "Fast Algorithms for Power Grid Analysis Based on Effective Resistance," Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 3661-3664, May/June 2010.
14. S. Zhao, K. Roy, and C.-K. Koh, "Decoupling Capacitance Allocation and Its Application to Power-Supply Noise-Aware Floorplanning," IEEE Trunsactions on Computer-Aided Design of Integmted Circuits and Systems, Vol. 21, No. , pp. 81-92, January 2002.
15. E. Chiprout, "Fast Flip-chip Power Grid Analysis Via Locality and Grid Shells," Proceedings of the IEEEI ACM Intenatiwtional Conference on Computer-Aided Design, pp. 485-488, November 2004.
16. Z. Zeng and P. Li, "Locality-Driven Parallel Power Grid Optimization," IEEE Transactions on Computer-Aided Design of Integruted Circuits and Systems, Vol. 28, No.8, pp. 1190-1200, August 2009.
17. S. Köse and E. G. Friedman, "An Area Efficient Fully Monolithic Hybrid Voltage Regulator," Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 2718-2721, May/June 2010.
18. H. Qian, S. R. Nassif, and S. S. Sapatnekar, "Power Grid Analysis Using Random Walks," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 24, No. 8, pp. 1204-1224, August 2005.
19. H. Qian and S. S. Sapatnekar, "Hierarchical Random-Walk Algorithms for Power Grid Analysis," Proceedings of the IEEEIACM Asia and South Padfic Design Automation Conference, pp. 499-504, January 2004.