Joint task assignment and cache partitioning with cache locking for WCET minimization on MPSoC

Journal of Parallel and Distributed Computing

Volumn 71, Issue 11, 2011, Pages 1473-1483

  Liu, Tiantian ^a   Zhao, Yingchao ^a   Li, Minming ^a   Xue, Chun Jason ^a  

^a CITY UNIVERSITY OF HONG KONG   (Hong Kong)

Author keywords

Cache partitioning; MPSoC; Task assignment; Worst case analysis

Indexed keywords

CACHE BEHAVIOR; CACHE PARTITIONING; EFFICIENT ALGORITHM; LEVEL 2; LOCKING TECHNIQUE; MPSOC; MULTI-PROCESSORS; NP-HARD; PERFORMANCE METRICS; SYSTEMS ON CHIPS; TASK ASSIGNMENT; WORST-CASE ANALYSIS; WORST-CASE EXECUTION TIME;

ALGORITHMS; EMBEDDED SYSTEMS; MULTIPROCESSING SYSTEMS;

MICROPROCESSOR CHIPS;

EID: 80052428034     PISSN: 07437315     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.jpdc.2011.05.006     Document Type: Article

References (36)

1. AbsInt, 2010. http://www.absint.com/ait/.
2. ARM, 2010. http://www.arm.com/.
3. G. Ausiello, P. Crescenzi, G. Gambosi, V. Kann, A. Marchetti-Spaccamela, and M. Protasi Complexity and Approximation: Combinatorial Optimization Problems and their Approximability 1999 Springer New York, NY
4. J.M. Calandrino, J.H. Anderson, Cache-aware real-time scheduling on multicore platforms: Heuristics and a case study, in: Proceedings of the 20th Euromicro Conference on Real-Time Systems, ECRTS08, pp. 299308.
5. A. Campoy, A.P. Ivars, F. Rodriguez, J.V. Busquets-Mataix, Static use of locking caches vs dynamic use of locking caches for real-time systems, in: Proceedings of the IEEE Canadian Conference on Electrical and Computer Engineering, pp. 12831286.
6. J. Chang, G.S. Sohi, Cooperative cache partitioning for chip multiprocessors, in: Proceedings of the 21th ACM International Conference on Supercomputing, pp. 242252.
7. E. Davis, and J. Jaffe Algorithms for scheduling tasks on unrelated processors Journal of the Association for Computing Machinery 28 1981 721 736 (Pubitemid 12514084)
8. H. Falk, S. Plazar, H. Theiling, Compile-time decided instruction cache locking using worst-case execution paths, in: Proceedings of the International Conference on Hardware-Software Codesign and System Synthesis (CODE+ISSS07), pp. 143148.
9. A. Fedorova, M. Seltzer, M.D. Smith, Cache-fair thread scheduling for multicore processors, Technical Report TR-17-06, Division of Engineering and Applied Sciences, Harvard University, 2006.
10. A. Fedorova, M. Seltzer, M.D. Smith, C. Small, CASC: A Cache-Aware Scheduling Algorithm For Multithreaded Chip Multiprocessors, Technical Report TR-2005-0142, Sun Labs Technical Report, 2005. http://research.sun.com/scalable/ pubs/CASC.pdf.
11. C. Ferdinand, and R. Wilhelm Efficient and precise cache behavior prediction for real-time systems Real-Time Systems 17 1999 131 181 (Pubitemid 30514780)
12. A. Garey, and D. Johnson Computers and Intractability: A Guide to the Theory of NP-completeness 1979 Freeman New York, NY
13. A. Gordon-Ross, F. Vahid, N. Dutt, A first look at the interplay of code reordering and configurable caches, in: Proceedings of the 15th ACM Great Lakes symposium on VLSI, pp. 416421.
14. C. Guillon, F. Rastello, T. Bidault, and F. Bouchez Procedure placement using temporal-ordering information: dealing with code size expansion Journal of Embedded Computing 1 2004 437 459
15. O.H. Ibarra, and C.E. Kim Heuristic algorithms for scheduling independent tasks on nonidentical processors Journal of the ACM 24 1977 280 289
16. K. Ishizaka, M. Obata, and H. Kasahara Cache optimization for coarse grain task parallel processing using inter-array padding Languages and Compilers for Parallel Computing 2958 2004 64 76 (Pubitemid 39743308)
17. R. Iyer, Cqos: a framework for enabling qos in shared caches of cmp platforms, in: Proceedings of the 18th ACM International Conference on Supercomputing, pp. 257266.
18. S. Kim, D. Chandra, Y. Solihin, Fair cache sharing and partitioning in a chip multiprocessor architecture, in: Proceedings of the 13th International Conference on Parallel Architecture and Compilation Techniques, pp. 111122.
19. Y. Li, W. Wolf, A task-level hierarchical memory model for system synthesis of multiprocessors, in: Proceedings of the 34th Design Automation Conference, DAC97, pp. 153156.
20. T. Liu, M. Li, C.J. Xue, Instruction cache locking for real-time embedded systems with multi- tasks, in: Proceedings of the 15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA09, pp. 494499.
21. T. Liu, M. Li, C.J. Xue, Minimizing wcet for real-time embedded systems via static instruction cache locking, in: Proceedings of the 15th IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS09, pp. 3544.
22. T. Liu, Y. Zhao, M. Li, C.J. Xue, Task assignment with cache partitioning and locking for wcet minimization on mpsoc, in: Proceedings of the 39th International Conference on Parallel Processing, ICPP 2010.
23. MIPS, 2010. http://www.mips.com/.
24. MRTC, 2010. http://www.mrtc.mdh.se/projects/wcet/home.html.
25. I. Puaut, D. Decotigny, Low-complexity algorithms for static cache locking in multitasking hard real-time systems, in: Proceedings of the 23rd IEEE Real-Time Systems Symposium, RTSS02, pp. 114123.
26. H. Salamy, J. Ramanujam, A framework for task scheduling and memory partitioning for multi-processor system-on-chip, in: Proceedings of the 4th International Conference on High Performance and Embedded Architecture and Compilers, HiPEAC09, pp. 263277.
27. J.E. Sasinowski, and J.K. Strosnider A dynamic programming algorithm for cache/memory partitioning for real-time systems Institute of Electrical and Electronics Engineers. Transactions on Computers 42 1993 997 1001
28. SNU, Seoul national university, 2010. http://www.useoul.edu/.
29. G.E. Suh, L. Rudolph, and S. Devadas Dynamic partitioning of shared cache memory Journal of Supercomputing 28 2004 7 26
30. V. Suhendra, T. Mitra, Exploring locking & partitioning for predictable shared caches on multi-cores, in: Proceedings of the 45th Design Automation Conference, DAC08, pp. 300304.
31. V. Suhendra, C. Raghavan, T. Mitra, Integrated scratchpad memory optimization and task scheduling for mpsoc architectures, in: Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, CASES06, pp. 401410.
32. X. Vera, B. Lisper, J. Xue, Data cache locking for higher program predictability, in: Proceedings of the 2003 ACM International Conference on Measurement and Modeling of Computer Systems, SIGMETRICS03, pp. 272282.
33. X. Vera, B. Lisper, J. Xue, Data caches in multitasking hard real-time systems, in: Proceedings of the 24th IEEE Real-Time Systems Symposium, RTSS03, pp. 154165.
34. X. Vera, B. Lisper, and J. Xue Data cache locking for tight timing calculations ACM Transactions on Embedded Computing Systems 7 2007 Article 4
35. Xenon, 2010. http://domino.research.ibm.com/comm/researchprojects.nsf/ pages/multicore.Xbox360.html.
36. W. Zhao, D. Whalley, C. Healy, and F. Mueller Improving wcet by applying a wc code-positioning optimization ACM Transactions on Architecture and Code Optimization 2 2005 335 365