Static Use of Locking Caches vs. Dynamic Use of Locking Caches for Real-time Systems

Canadian Conference on Electrical and Computer Engineering

Volumn 2, Issue , 2003, Pages 1283-1286

  Marti Campoy A ^a   Perles, A ^a   Rodriguez F ^a   Busquets Mataix, J V ^a  

^a UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

Cache memories; Locking cache; Performance analysis; Schedulability analysis

Indexed keywords

CACHE MEMORY; CODES (SYMBOLS); MULTITASKING; PERFORMANCE;

LOCKING CACHE;

REAL TIME SYSTEMS;

EID: 0141428028     PISSN: 08407789     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. J. V. Busquets, J. J. Serrano, R. Ors, P. Gil, A. Wellings. "Adding Instruction Cache Effect to Schedulability Analysis of Preemptive Real-Time Systems," IEEE Real-Time Technology and Applications Symposium, pp. 271-276, June 1996.
2. C. A. Healy, R. D. Arnold, F. Mueller, D. Whalley and M. G. Harmon. "Bounding Pipeline and Instruction Cache Performance," IEEE Transaction on Computers. Vol. 48, no 1, pp. 53-70, February 1999.
3. C. G. Lee, J. Hahn, Y. M. Seo, S. L. Min, R. Ha, S. Hong, C. Y. Park, M. Lee, C. S. Kim. "Enhanced Analysis of Cache-Related Preemption Delay in Fixed-Priority Preemptive Scheduling," Proc. of the 18th IEEE Real-Time System Symposium, pp. 187-198, December 1997.
4. S. S. Lim, Y. H. Bae, G. T. Jang, B. D. Rhee, S. L. Min, C. Y. Park, H. Shin, K. Park, and C. S. Kim. "An Accurate Worst Case Timing Analysis Technique for RISC Processors." Proc. of the 15th IEEE Real-Time Systems Symposium, December 1994.
5. D. B. Kirk. "SMART (Strategic Memory Allocation for Real-Time) Cache Design," Proc. of the 10th IEEE Real-Time Systems Symposium, pp. 229-237, December 1989.
6. Andrew Wolfe. "Software-Based Cache Partitioning for Real-Time Applications," Proceedings of the Third International Workshop on Responsive Computer Systems, September 1993.
7. A. Martí Campoy, A. Perles Ivars and J. V. Busquets Mataix. "Static Use Of Locking Caches In Multitask, Preemptive Real-Time Systems," Proceedings of the IEEE Real-Time Embedded System Workshop, December 2001
8. A. Martí Campoy, A. Perles Ivars and J. V. Busquets Mataix. "Dynamic Use Of Locking Caches In Multitask, Preemptive Real-Time Systems," Proceedings of the 15th World Congress of the International Federation of Automatic Control, July 2002
9. A. Martí Campoy, A. Perez Jimenez, A. Perles Ivars and J.V. Busquets Mataix. "Using Genetic Algorithms in Content Selection for Locking-Caches," Proceedings of the IASTED International Symposia Applied Informatics, pp. 271-276, February 2001
10. Patterson, D. and J. L. Hennessy. Computer Organization and Design. The Hardware/ Software Interface. San Mateo: Morgan Kaufmann, 1994.