Task assignment with cache partitioning and locking for WCET minimization on MPSoC

Proceedings of the International Conference on Parallel Processing

Volumn , Issue , 2010, Pages 573-582

  Liu, Tiantian ^a   Zhao, Yingchao ^a   Li, Minming ^a   Jason Xue, Chun ^a  

^a CITY UNIVERSITY OF HONG KONG   (Hong Kong)

Author keywords

Cache partitioning; MPSoC; Task assignment; Worst case analysis

Indexed keywords

CACHE BEHAVIOR; CACHE MANAGEMENT; CACHE PARTITIONING; EFFICIENT ALGORITHM; FINISHING TIME; LEVEL 2; LOCKING TECHNIQUE; MPSOC; MULTIPROCESSOR-SYSTEM; NP-HARD; PERFORMANCE METRICS; TASK ASSIGNMENT; WORST-CASE ANALYSIS; WORST-CASE EXECUTION TIME;

ALGORITHMS; MULTIPROCESSING SYSTEMS;

EMBEDDED SYSTEMS;

EID: 78649556206     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.2010.65     Document Type: Conference Paper

References (31)

1. ARM: http://www.arm.com/.
2. MIPS: http://www.mips.com/.
3. Xenon: http://domino.research.ibm.com/comm/research projects.nsf/pages/ multicore.Xbox360.html.
4. Isabelle Puaut, David Decotigny, Low-Complexity Algorithms for Static Cache Locking in Multitasking Hard Real-time Systems. RTSS 02: 114-123, 2002.
5. Tiantian Liu, Minming Li, Chun Jason Xue, Minimizing WCET for Real-Time Embedded Systems via Static Instruction Cache Locking. RTAS 09: 35-44, 2009.
6. Yanbing Li and Wayne Wolf, A Task-Level HierarchicalMemory Model for System Synthesis of Multiprocessors. DAC 97: 153-156, 1997.
7. Vivy Suhendra, Chandrashekar Raghavan, Tulika Mitra, Integrated Scratchpad Memory Optimization and Task Scheduling for MPSoC Architectures. CASES 06: 401-410, 2006.
8. Hassan Salamy and J. Ramanujam, A Framework for Task Scheduling and Memory Partitioning for Multi-Processor System-on-Chip. HiPEAC 09: 263-277, 2009.
9. Alexandra Fedorova, Margo Seltzer, Michael D. Smith and Christopher Small, CASC: A Cache-Aware Scheduling Algorithm For Multithreaded Chip Multiprocessors. http://research.sun.com/scalable/pubs/CASC.pdf Sun Labs Technical Report TR-2005-0142: 15-25, 2005.
10. Alexandra Fedorova, Margo Seltzer and Michael D. Smith, Cache-Fair Thread Scheduling for Multicore Processors. Technical Report TR-17-06, Division of Engineering and Applied Sciences, Harvard University, 2006.
11. John M. Calandrino and James H. Anderson, Cache-Aware Real-Time Scheduling on Multicore Platforms:Heuristics and a Case Study. In Proceedings of 2008 Euromicro Conference on Real-Time Systems (ECRTS08), 2008.
12. John E. Sasinowski, Jay K. Strosnider, A Dynamic Programming Algorithm for Cache/Memory Partitioning for Real-Time Systems. IEEE Trans. Computers 42(8): 997-1001, 1993.
13. G. E. Suh, L. Rudolph, and S. Devadas, Dynamic Partitioning of Shared Cache Memory. Journal of Supercomputing, 28(1): 7-26, 2004.
14. S. Kim, D. Chandra and Y. Solihin, Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture. In Proceedings of the 13th International Conference on Parallel Architecture and Compilation Techniques: 111-122, 2004.
15. R. Iyer, CQoS: a Framework for Enabling QoS in Shared Caches of CMP Platforms. In Proceedings of the 18th ACM International Conference on Supercomputing: 257-266, 2004.
16. Jichuan Chang and Gurindar S. Sohi, Cooperative Cache Partitioning for Chip Multiprocessors. In the 21th ACM International Conference on Supercomputing: 242-252, 2007.
17. Alexis Arnaud, Isabelle Puaut, Dynamic Instruction Cache Locking in Hard Real-Time Systems. In Proceedings of the 14th International Conference on Real-Time and Network Systems, 2006.
18. A.M. Campoy, A. P. Ivars, F. Rodriguez and J. V. Busquets- Mataix, Static Use of Locking Caches vs Dynamic Use of Locking Caches for Real-Time Systems. In IEEE Canadian Conference on Electrical and Computer Engineering: 1283-1286, 2003.
19. Heiko Falk, Sascha Plazar, Henrik Theiling, Compile-Time Decided Instruction Cache Locking Using Worst-Case Execution Paths. CODE+ISSS 07: 143-148, 2007.
20. Tiantian Liu, Minming Li and Chun Jason Xue, Instruction Cache Locking for Real-time Embedded Systems with Multitasks. RTCSA 09: 494-499, 2009.
21. X. Vera, B. Lisper and J. Xue, Data caches in multitasking hard real-time systems. In 24th IEEE International Real-Time Systems Symposium (RTSS03): 154-165, 2003.
22. X. Vera, B. Lisper and J. Xue, Data cache locking for higher program predictability. In 2003 ACM International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS03): 272-282, 2003.
23. X. Vera, B. Lisper and J. Xue, Data Cache Locking for Tight Timing Calculations. ACM Transactions on Embedded Computing Systems, 7(1): Article 4, 2007.
24. Vivy Suhendra, Tulika Mitra, Exploring Locking & Partitioning for Predictable Shared Caches on Multi-Cores. DAC 08: 300-304, 2008.
25. C. Ferdinand and Reinhard Wilhelm, Efficient and precise cache behavior prediction for real-time systems. Real-Time Systems, 17:131C181, 1999.
26. Christophe Guillon, Fabrice Rastello, Thierry Bidault and Florent Bouchez, Procedure placement using temporal-ordering information: dealing with code size expansion. Journal of Embedded Computing, 1(4):437-459, 2004.
27. Wangkang Zhao, David Whalley, Christopher Healy and Frank Mueller, Improving wcet by applying a wc codepositioning optimization. ACM Transactions on Architecture and Code Optimization, 2(4):335-365, 2005.
28. A.M. Garey and D.S. Johnson, Computers and Intractability: A Guide to the Theory of NP-completeness, Freeman, 1979.
29. E. Davis and J.M. Jaffe, Algorithms for Scheduling Tasks on Unrelated Processors. Journal of the Association for Computing Machinery, 28(4): 721-736, 1981.
30. SNU(Seoul National University): http://www.useoul.edu/
31. MRTC: http://www.mrtc.mdh.se/projects/wcet/home.html