-
1
-
-
25844503119
-
Introduction to the cell multiprocessor
-
J.A. Kahle, M.N. Day, H.P. Hofstee, C.R. Johns, T.R. Maeurer, and D. Shippy Introduction to the cell multiprocessor IBM Journal of Research and Development 49 4/5 2005 589 604 (Pubitemid 41398407)
-
(2005)
IBM Journal of Research and Development
, vol.49
, Issue.4-5
, pp. 589-604
-
-
Kahle, J.A.1
Day, M.N.2
Hofstee, H.P.3
Johns, C.R.4
Maeurer, T.R.5
Shippy, D.6
-
2
-
-
49249086142
-
Larrabee: A many-core ×86 architecture for visual computing
-
L. Seiler, D. Carmean, E. Sprangle, T. Forsyth, M. Abrash, P. Dubey, S. Junkins, A. Lake, J. Sugerman, R. Cavin, R. Espasa, E. Grochowski, T. Juan, and P. Hanrahan Larrabee: a many-core ×86 architecture for visual computing ACM Transactions on Graphics (TOG) 27 3 2008 18:1 18:15
-
(2008)
ACM Transactions on Graphics (TOG)
, vol.27
, Issue.3
, pp. 181-1815
-
-
Seiler, L.1
Carmean, D.2
Sprangle, E.3
Forsyth, T.4
Abrash, M.5
Dubey, P.6
Junkins, S.7
Lake, A.8
Sugerman, J.9
Cavin, R.10
Espasa, R.11
Grochowski, E.12
Juan, T.13
Hanrahan, P.14
-
3
-
-
49549108733
-
TILE64 processor: A 64-core SoC with mesh interconnect
-
San Francisco, California 598
-
S. Bell, B. Edwards, J. Amann, R. Conlin, K. Joyce, V. Leung, J. MacKay, M. Reif, L. Bao, J. Brown, M. Mattina, C.C. Miao, C. Ramey, D. Wentzlaff, W. Anderson, E. Berger, N. Fairbanks, D. Khan, F. Montenegro, J. Stickney, J. Zook, TILE64 processor: A 64-core SoC with mesh interconnect, in: 2008 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, California, 2008. pp. 88-89, 598.
-
(2008)
2008 IEEE International Solid-State Circuits Conference (ISSCC)
, pp. 88-89
-
-
Bell, S.1
Edwards, B.2
Amann, J.3
Conlin, R.4
Joyce, K.5
Leung, V.6
MacKay, J.7
Reif, M.8
Bao, L.9
Brown, J.10
Mattina, M.11
Miao, C.C.12
Ramey, C.13
Wentzlaff, D.14
Anderson, W.15
Berger, E.16
Fairbanks, N.17
Khan, D.18
Montenegro, F.19
Stickney, J.20
Zook, J.21
more..
-
4
-
-
0000881430
-
Solution of the first-order form of the 3-D discrete ordinates equation on a massively parallel processor
-
K.R. Koch, R.S. Baker, and R.E. Alcouffe Solution of the first-order form of the 3-D discrete ordinates equation on a massively parallel processor Transactions of the American Nuclear Society 65 1992 198 199
-
(1992)
Transactions of the American Nuclear Society
, vol.65
, pp. 198-199
-
-
Koch, K.R.1
Baker, R.S.2
Alcouffe, R.E.3
-
5
-
-
85021214943
-
Scalability analysis of multidimensional wavefront algorithms on large-scale SMP clusters
-
Annapolis, Maryland, 21-25
-
A. Hoisie, O. Lubeck, H.J. Wasserman, Scalability analysis of multidimensional wavefront algorithms on large-scale SMP clusters, in: 7th Symposium on the Frontiers of Massively Parallel Computation (Frontiers'99), Annapolis, Maryland, 21-25, 1999, pp. 4-15.
-
(1999)
7th Symposium on the Frontiers of Massively Parallel Computation (Frontiers'99)
, pp. 4-15
-
-
Hoisie, A.1
Lubeck, O.2
Wasserman, H.J.3
-
6
-
-
70449467862
-
Entering the petaflop era: The architecture and performance of Roadrunner
-
Austin, Texas
-
K.J. Barker, K. Davis, A. Hoisie, D.J. Kerbyson, M. Lang, S. Pakin, J.C. Sancho, Entering the petaflop era: the architecture and performance of Roadrunner, in: ACM/IEEE SC2008 Conference, Austin, Texas, 2008.
-
(2008)
ACM/IEEE SC2008 Conference
-
-
Barker, K.J.1
Davis, K.2
Hoisie, A.3
Kerbyson, D.J.4
Lang, M.5
Pakin, S.6
Sancho, J.C.7
-
7
-
-
77955075376
-
The reverse-acceleration model for programming petascale hybrid systems
-
S. Pakin, M. Lang, and D.J. Kerbyson The reverse-acceleration model for programming petascale hybrid systems IBM Journal of Research and Development 53 5 2009 8.1 8.15
-
(2009)
IBM Journal of Research and Development
, vol.53
, Issue.5
, pp. 81-815
-
-
Pakin, S.1
Lang, M.2
Kerbyson, D.J.3
-
8
-
-
70449657442
-
Efficient temporal blocking for stencil computations by multicore-aware parallelization
-
Seattle, Washington
-
G. Wellein, G. Hager, T. Zeiser, M. Wittman, H. Fehske, Efficient temporal blocking for stencil computations by multicore-aware parallelization, in: 33rd IEEE International Computer Software and Applications Conference (COMPSAC-2009), Seattle, Washington, 2009, pp. 579-586.
-
(2009)
33rd IEEE International Computer Software and Applications Conference (COMPSAC-2009)
, pp. 579-586
-
-
Wellein, G.1
Hager, G.2
Zeiser, T.3
Wittman, M.4
Fehske, H.5
-
9
-
-
77954056084
-
Multicore-aware parallel temporal blocking of stencil codes for shared and distributed memory
-
Atlanta, GA
-
M. Wittman, G. Hager, G. Wellein, Multicore-aware parallel temporal blocking of stencil codes for shared and distributed memory, in: Workshop on Large-Scale Parallel Processing (LSPP), International Parallel and Distributed Processing Symposium (IPDPS), Atlanta, GA, 2010.
-
(2010)
Workshop on Large-Scale Parallel Processing (LSPP), International Parallel and Distributed Processing Symposium (IPDPS)
-
-
Wittman, M.1
Hager, G.2
Wellein, G.3
-
10
-
-
80052028645
-
A performance analysis of two-level heterogeneous systems on wavefront algorithms
-
E. John, J. Rubio (Eds.) CRC Press
-
D.J. Kerbyson, A. Hoise, A performance analysis of two-level heterogeneous systems on wavefront algorithms, in: E. John, J. Rubio (Eds.), Unique Chips and Systems, Computer Engineering Series, vol. 4, CRC Press, 2007, pp. 259-279.
-
(2007)
Unique Chips and Systems, Computer Engineering Series
, vol.4
, pp. 259-279
-
-
Kerbyson, D.J.1
Hoise, A.2
-
11
-
-
56749106454
-
Cell-SWat: Modeling and scheduling wavefront computations on the cell broadband engine
-
Ischia, Italy
-
A.M. Aji, W. Feng, F. Blagojevic, D.S. Nikolopoulos, Cell-SWat: modeling and scheduling wavefront computations on the cell broadband engine, in: 5th International Conference on Computing Frontiers, Ischia, Italy, 2008, pp. 13-22.
-
(2008)
5th International Conference on Computing Frontiers
, pp. 13-22
-
-
Aji, A.M.1
Feng, W.2
Blagojevic, F.3
Nikolopoulos, D.S.4
-
12
-
-
34548757858
-
Multicore surprises: Lessons learned from optimizing Sweep3D on the cell broadband engine
-
Long Beach, California
-
F. Petrini, G. Fossum, J. Fernández, A.L. Varbanescu, M. Kistler, M. Perrone, Multicore surprises: lessons learned from optimizing Sweep3D on the cell broadband engine, in: 21st IEEE International Parallel and Distributed Processing Symposium (IPDPS 2007), Long Beach, California, 2007.
-
(2007)
21st IEEE International Parallel and Distributed Processing Symposium (IPDPS 2007)
-
-
Petrini, F.1
-
13
-
-
60649094971
-
Implementation and performance modeling of deterministic particle transport (Sweep3D) on the IBM Cell/B.E
-
O. Lubeck, M. Lang, R. Srinivasan, and G. Johnson Implementation and performance modeling of deterministic particle transport (Sweep3D) on the IBM Cell/B.E Scientific Programming 17 2 2008 199 208
-
(2008)
Scientific Programming
, vol.17
, Issue.2
, pp. 199-208
-
-
Lubeck, O.1
Lang, M.2
Srinivasan, R.3
Johnson, G.4
-
15
-
-
79956151846
-
Optimizing Sweep3D for graphic processing unit
-
Springer-Verlag
-
C. Gong, J. Liu, Z. Gong, J. Qin, J. Xie, Optimizing Sweep3D for graphic processing unit, in: Proceedings of the International Conference on Algorithms and Architectures for Parallel Processing, LNCS, vol. 6081, Springer-Verlag, 2010, pp. 416-426.
-
(2010)
Proceedings of the International Conference on Algorithms and Architectures for Parallel Processing, LNCS
, vol.6081
, pp. 416-426
-
-
Gong, C.1
Liu, J.2
Gong, Z.3
Qin, J.4
Xie, J.5
-
16
-
-
33746923043
-
Cell multiprocessor communication network: Built for speed
-
DOI 10.1109/MM.2006.49
-
M. Kistler, M. Perrone, and F. Petrini Cell multiprocessor communication network: built for speed IEEE Micro 26 3 2006 10 23 (Pubitemid 44194065)
-
(2006)
IEEE Micro
, vol.26
, Issue.3
, pp. 10-23
-
-
Kistler, M.1
Perrone, M.2
Petrini, F.3
|