메뉴 건너뛰기




Volumn , Issue , 2007, Pages

Multicore surprises: Lessons learned from optimizing Sweep3D on the cell broadband engine

Author keywords

[No Author keywords available]

Indexed keywords

DATA HANDLING; LEARNING SYSTEMS; OPTIMIZATION; PARALLEL PROCESSING SYSTEMS;

EID: 34548757858     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2007.370252     Document Type: Conference Paper
Times cited : (80)

References (15)
  • 1
    • 0342803668 scopus 로고
    • Implementation of the first-order form of the 3-D discrete ordinates equations on a T3D
    • Technical report, Los Alamos National Laboratory, Los Alamos, New Mexico
    • R. S. Baker, C. Asano, and D. Shirley. Implementation of the first-order form of the 3-D discrete ordinates equations on a T3D. Technical report, Los Alamos National Laboratory, Los Alamos, New Mexico, 1995.
    • (1995)
    • Baker, R.S.1    Asano, C.2    Shirley, D.3
  • 3
    • 0034543848 scopus 로고    scopus 로고
    • Performance and Scalability Analysis of Teraflop-Scale Parallel Architectures Using Multidimensional Wavefront Applications
    • A. Hoisie, O. Lubeck, and H. Wasserman. Performance and Scalability Analysis of Teraflop-Scale Parallel Architectures Using Multidimensional Wavefront Applications. International Journal on High Performance Computing Applications, 14(4):330-346, 2000.
    • (2000) International Journal on High Performance Computing Applications , vol.14 , Issue.4 , pp. 330-346
    • Hoisie, A.1    Lubeck, O.2    Wasserman, H.3
  • 8
    • 70449653637 scopus 로고    scopus 로고
    • Analysis of Wavefront Algorithms on Large-scale Two-level Heterogeneous Processing Systems
    • Austin, TX, March
    • D. Kerbyson and A. Hoisie. Analysis of Wavefront Algorithms on Large-scale Two-level Heterogeneous Processing Systems. In Workshop on Unique Chips and Systems (UCAS2), Austin, TX, March 2006.
    • (2006) Workshop on Unique Chips and Systems (UCAS2)
    • Kerbyson, D.1    Hoisie, A.2
  • 9
    • 33746923043 scopus 로고    scopus 로고
    • Cell Processor Interconnection Network: Built for Speed
    • May/June
    • M. Kistler, M. Perrone, and F. Petrini. Cell Processor Interconnection Network: Built for Speed. IEEE Micro, 25(3), May/June 2006.
    • (2006) IEEE Micro , vol.25 , Issue.3
    • Kistler, M.1    Perrone, M.2    Petrini, F.3
  • 10
    • 0000881430 scopus 로고
    • Solution of the First-Order Form of Three-Dimensional Discrete Ordinates Equations on a Massively Parallel Machine
    • K. Koch, R. Baker, and R. Alcouffe. Solution of the First-Order Form of Three-Dimensional Discrete Ordinates Equations on a Massively Parallel Machine. Transactions of American Nuclear Society, 65:198-199, 1992.
    • (1992) Transactions of American Nuclear Society , vol.65 , pp. 198-199
    • Koch, K.1    Baker, R.2    Alcouffe, R.3
  • 11
    • 20344374162 scopus 로고    scopus 로고
    • Niagara: A 32-Way Multithreaded Sparc Processor
    • March/April
    • P. Kongetira, K. Aingaran, and K. Olokotun. Niagara: A 32-Way Multithreaded Sparc Processor. IEEE Micro, 25(2):21-29, March/April 2006.
    • (2006) IEEE Micro , vol.25 , Issue.2 , pp. 21-29
    • Kongetira, P.1    Aingaran, K.2    Olokotun, K.3
  • 12
    • 20344401810 scopus 로고    scopus 로고
    • Horus: Large-Scale Symmetric Multiprocessing for Opteron Systems
    • March/April
    • R. Kota and R. Oehler. Horus: Large-Scale Symmetric Multiprocessing for Opteron Systems. IEEE Micro, 25(2):30-40, March/April 2006.
    • (2006) IEEE Micro , vol.25 , Issue.2 , pp. 30-40
    • Kota, R.1    Oehler, R.2
  • 13
    • 20344403770 scopus 로고    scopus 로고
    • Montecito: A Dual-Core, Dual-Thread Itanium Processor
    • March/April
    • C. McNairy and R. Bhatia. Montecito: A Dual-Core, Dual-Thread Itanium Processor. IEEE Micro, 25(2):10-20, March/April 2006.
    • (2006) IEEE Micro , vol.25 , Issue.2 , pp. 10-20
    • McNairy, C.1    Bhatia, R.2
  • 14
    • 33646596525 scopus 로고    scopus 로고
    • MPI microtask for programming th Cell Broadband Engine processor
    • January
    • M. Ohara, H. Inoue, Y. Sohda, H. Komatsu, and T. Nakatani. MPI microtask for programming th Cell Broadband Engine processor. IBM Systems Journal, 45(1):85-102, January 2006.
    • (2006) IBM Systems Journal , vol.45 , Issue.1 , pp. 85-102
    • Ohara, M.1    Inoue, H.2    Sohda, Y.3    Komatsu, H.4    Nakatani, T.5


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.