메뉴 건너뛰기




Volumn , Issue , 2011, Pages 553-559

Low-profile 3D silicon-on-silicon multi-chip assembly

Author keywords

[No Author keywords available]

Indexed keywords

BATCH SIZES; CU WIRING; ELECTRICAL EFFECTS; ELECTRICAL MEASUREMENT; FOUR-POINT; LEAD FREE SOLDERS; LEAD-FREE; LOW PROFILE; MULTI-CHIP; RESISTANCE SHIFTS; SILICON SUBSTRATES; SILICON-ON-SILICON; SOLDER INTERCONNECTS;

EID: 79960408075     PISSN: 05695503     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECTC.2011.5898566     Document Type: Conference Paper
Times cited : (7)

References (8)
  • 3
    • 79960387519 scopus 로고    scopus 로고
    • Advanced chip-to-wafer bonding enabling silicon-in-package (SiP) production with low cost of ownership
    • May/June
    • A. Sigl, G. Oakes, P. Kettner, C. Pichler and C. Scheiring, "Advanced Chip-to-wafer bonding Enabling Silicon-in-Package (SiP) Production with Low Cost of Ownership", Chip Scale Review May/June 2010, pp. 12-17.
    • (2010) Chip Scale Review , pp. 12-17
    • Sigl, A.1    Oakes, G.2    Kettner, P.3    Pichler, C.4    Scheiring, C.5
  • 8
    • 79960423502 scopus 로고    scopus 로고
    • Compounds commonly found in solder joints
    • R. J. Fields and S. R. Low, "Compounds Commonly Found in Solder Joints", NIST Metallurgy Division website, http://www.metallurgy.nist.gov/ mechanical-properties/solder-paper.html.
    • NIST Metallurgy Division Website
    • Fields, R.J.1    Low, S.R.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.