메뉴 건너뛰기




Volumn 88, Issue 8, 2011, Pages 2755-2758

Programmable nano-switch array using SiN/GaAs interface traps on a GaAs nanowire network for reconfigurable BDD logic circuits

Author keywords

Binary decision diagram; GaAs nanowire network; Programmable switch; Reconfigurable circuit

Indexed keywords

GAAS; HYSTERESIS CURVE; INTERFACE TRAPS; METAL GATE; NANOWIRE NETWORKS; ON STATE CURRENT; PROGRAMMABLE SWITCHES; RE-CONFIGURABLE; RECONFIGURABLE CIRCUITS; RETENTION TIME; STABLE OPERATION; SWITCH ARRAYS; SWITCHING CHARACTERISTICS; THIN LAYERS; TIME DEPENDENCE;

EID: 79960064169     PISSN: 01679317     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.mee.2010.12.007     Document Type: Conference Paper
Times cited : (4)

References (15)
  • 1
    • 79960030787 scopus 로고    scopus 로고
    • International Technology Roadmap for Semiconductors 2007 edition, Emerging Research Materials
    • International Technology Roadmap for Semiconductors 2007 edition, Emerging Research Materials (< http://www.itrs.net/Links/2007ITRS/Home2007. htm >).
  • 2
    • 79960045494 scopus 로고    scopus 로고
    • International Technology Roadmap for Semiconductors 2007 edition, Emerging Research Devices
    • International Technology Roadmap for Semiconductors 2007 edition, Emerging Research Devices (< http://www.itrs.net/Links/2007ITRS/Home2007. htm>).


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.