Compact reconfigurable binary-decision-diagram logic circuit on a GaAs nanowire network

Applied Physics Express

Volumn 3, Issue 2, 2010, Pages

  Shiratori, Yuta ^a   Miura, Kensuke ^a   Jia, Rui ^b   Wu, Nan Jian ^c   Kasai, Seiya ^a,d  

^a HOKKAIDO UNIVERSITY   (Japan)

^b INSTITUTE OF MICROELECTRONICS   (China)

^c INSTITUTE OF SEMICONDUCTORS   (China)

^d JAPAN SCIENCE AND TECHNOLOGY AGENCY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN LOGIC; BOOLEAN LOGIC CIRCUITS; COMPACT STRUCTURES; DYNAMIC RE-CONFIGURATION; GAAS; GRAPHICAL REPRESENTATIONS; LOGIC OPERATIONS; LOOK UP TABLE; NANOWIRE NETWORKS; PROGRAMMABLE SWITCHES; RE-CONFIGURABLE; SCHOTTKY WRAP GATES; SEMICONDUCTOR NANOWIRE;

DYNAMIC MODELS; GALLIUM ALLOYS; GALLIUM ARSENIDE; GRAPHIC METHODS; NANOWIRES; SEMICONDUCTING GALLIUM; SILICON NITRIDE; SWITCHING CIRCUITS; TABLE LOOKUP;

LOGIC CIRCUITS;

EID: 76949086227     PISSN: 18820778     EISSN: 18820786     Source Type: Journal    
DOI: 10.1143/APEX.3.025002     Document Type: Article

References (19)

1. International Technology Roadmap for Semiconductors 2007 edition, Emerging Research Materials [http://www.itrs.net/Links/2007ITRS/Home2007.htm].
2. M. Bohr: presented at Microprocessor Forum 2007.
3. International Technology Roadmap for Semiconductors 2007 edition, Emerging Research Devices [http://www.itrs.net/Links/2007ITRS/Home2007.htm].
4. J. R. Heath, P. J. Kuekes, G. S. Snider, and R. S. Williams: Science 280 (1998) 1716.
5. S. Eachempati, V. Saripalli, N. Vijaykrishnan, and S. Datta: Proc. IEEE/ACM Int. Symp. Nanoscale Architectures, 2008, p. 61.
6. S. N. Yanushkevich, D. M. Miller, V. P. Shmerko, and R. S. Stankovic: Decision Diagram Techniques for Micro- and Nanoelec-tronic Design Handbook (CRC Press, Boca Raton, 2006) pp. 37-77.
7. S. Kasai and H. Hasegawa: IEEE Electron Device Lett. 23 (2002) 446.
8. S. Kasai, M. Yumoto, and H. Hasegawa: Solid-State Electron. 47 (2003) 199.
9. S. Kasai, T. Nakamura, Y. Shiratori, and T. Tamura: J. Comput. Theor. Nanosci. 4 (2007) 1120.
10. H.-Q. Zhao, S. Kasai, Y. Shiratori, and T. Hashizume: Nanotechnol-ogy 20 (2009) 245203.
11. S. Kasai, T. Nakamura, and Y. Shiratori: J. Multiple-Valued Logic Soft Comput. 13 (2007) 267.
12. S. Kasai, T. Nakamura, and Y. Shiratori: Appl. Phys. Lett. 90 (2007) 203504.
13. S. Aritome, R. Shirota, K. Sakui, and F. Masuoka: IEICE Trans. Electron. E-77C (1994) 1287.
14. H. Sasaki, H. Matsubayashi, O. Ishihara, R. Konishi, and K. Ando: Jpn. J. Appl. Phys. 34 (1995) 6346.
15. Y. Ohno, P. Francis, M. Nogome, and Y. Takahashi: IEEE Trans. Electron Devices 46 (1999) 214.
16. T. Sueyoshi and H. Amano: Rikonfigyaraburu Shisutemu (Reconfigurable System) (Ohmsha, Tokyo, 2005) p. 8 [in Japanese].
17. S. Kasai and H. Hasegawa: Proc. 59th Annu Device Research Conf., 2001, p. 25.
18. K. A. Dick, K. Deppert, M. W. Larsson, T. Martensson, W. Seifert, L. R. Wallenberg, and L. Samuelson: Nat. Mater. 3 (2004) 380.
19. P. X. Gao, C. S. Lao, W. L. Hughes, and Z. L. Wang: Chem. Phys. Lett. 408 (2005) 174.