A novel 3D cell array architecture for terra-bit NAND flash memory

2011 3rd IEEE International Memory Workshop, IMW 2011

Volumn , Issue , 2011, Pages

  Choi, Eun Seok ^a   Yoo, Hyun Seung ^a   Joo, Han Soo ^a   Cho, Gyu Seog ^a   Park, Sung Kye ^a   Lee, Seok Kiu ^a  

^a Hynix Semiconductor Inc   (South Korea)

Author keywords

3D NAND flash; extendability; hybrid 3D cell

Indexed keywords

CELL ARRAY; DOUBLE GATE; EXTENDABILITY; FLASH CELL; HYBRID 3D CELL; KEY CHARACTERS; NAND FLASH; NAND FLASH MEMORY; PAGE OPERATIONS; SELECTION METHODS;

GALLIUM ALLOYS; MEMORY ARCHITECTURE; NAND CIRCUITS; THREE DIMENSIONAL;

FLASH MEMORY;

EID: 79959980109     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IMW.2011.5873207     Document Type: Article

References (9)

1. H. Tanaka et. al., "Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory," IEEE Symposium on VLSI Technology, pp.14-15, 2007.
2. J. Jang et. al., "Vertical cell array using TCAT(Terabit Cell Array Transistor) technology for ultra high density NAND flash memory," IEEE symposium on VLSI technology, pp. 192-193, 2009.
3. S. Whang et. al., "Novel 3-dimensional dual control-gate with surrounding floating-gate (DC-SF) NAND flash cell for 1Tb file storage application," IEEE international electron devices meeting, pp. 668-671, 2010.
4. W. Kim et. al., "Multi-Layered Vertical Gate NAND Flash Overcoming Stacking Limit for Terabit Density Storage," IEEE Symposium on VLSI Technology, pp.188-189, 2009.
5. Y. Hsiao et. al., "A Critical Examination of 3D Stackable NAND Flash Memory Architectures by Simulation Study of the Scaling Capability," IEEE International Memory Workshop, pp.142-145, 2010.
6. T. Maeda et. al., "Multi-stacked 1G cell/layer Pipe-shaped BiCS Flash Memory," IEEE Symposium on VLSI Circuits, pp.22-23, 2009.
7. G. Van den bosch et. al., "Understanding the impact of metal gate on TANOS performance and retention," IEEE International Memory Workshop, pp.110-113, 2010.
8. E. Choi et. al., "Modeling and characterization of program/erasure speed and retention of TiN-gate MANOS cells for NAND flash memory," IEEE non-volitile semiconductor memory workshop, pp. 83-84, 2007.
9. E. Choi et. al., "Chip level reliability of MANOS cells under operation conditions," IEEE international memory workshop, pp. 92-93, 2009.