Adaptive routing strategies for large scale spiking neural network hardware implementations

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 6791 LNCS, Issue PART 1, 2011, Pages 77-84

  Carrillo, Snaider ^a   Harkin, Jim ^a   McDaid, Liam ^a   Pande, Sandeep ^b   Cawley, Seamus ^b   Morgan, Fearghal ^b  

^a UNIVERSITY OF ULSTER   (United Kingdom)

^b NATIONAL UNIVERSITY OF IRELAND   (Ireland)

Author keywords

adaptive routing; brain inspired computing; EMBRACE architecture; fault tolerant; inter neuron scalability; network on chip; Spiking neural networks

Indexed keywords

ADAPTIVE ROUTING; BRAIN-INSPIRED; EMBRACE ARCHITECTURE; FAULT-TOLERANT; INTER-NEURON SCALABILITY; NETWORK ON CHIP; SPIKING NEURAL NETWORKS;

BRAIN; CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; HARDWARE; INTELLIGENT AGENTS; NETWORK ARCHITECTURE; ROUTERS; SERVERS; TRAFFIC CONGESTION; VLSI CIRCUITS;

NEURAL NETWORKS;

EID: 79959340845     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-21735-7_10     Document Type: Conference Paper

References (10)

1. Trappenberg, T.: Fundamentals of computational neuroscience. Oxford University Press, Oxford (2009)
2. Gerstner, W.: Spiking neuron models: Single neurons, populations, plasticity. Cambridge Univ. Pr., Cambridge (2002)
3. Misra, J., Saha, I.: Artificial neural networks in hardware: A survey of two decades of progress. Neurocomput. 74, 239-255 (2010)
4. Benini, L., De Micheli, G.: Networks on chips: a new SoC paradigm. Computer 35, 70-78 (2002)
5. Harkin, J., Morgan, F., McDaid, L., Hall, S., McGinley, B., Cawley, S.: A Reconfigurable and Biologically Inspired Paradigm for Computation Using Network-On-Chip and Spiking Neural Networks. International Journal of Reconfigurable Computing 2009, 1-13 (2009)
6. Cawley, S., Morgan, F., McGinley, B., Pande, S., McDaid, L., Carrillo, S., Harkin, J.: Hardware Spiking Neural Network Prototyping and Application. Journal of Genetic Programming and Evolvable Machines (2011) (in press)
7. Dally, W.J., Towles, B.: Principles and practices of interconnection networks. Morgan Kaufmann, San Francisco (2004)
8. Theocharides, T., Link, G., Vijaykrishnan, N., Irwin, M., Srikantam, V.: A generic reconfigurable neural network architecture implemented as a network on chip. In: Proceedings of IEEE International SOC Conference, 2004, pp. 191-194. IEEE, los Alamitos (2004)
9. Philipp, S., Schemmel, J., Meier, K.: A QoS network architecture to interconnect largescale VLSI neural networks. In: 2009 International Joint Conference on Neural Networks, pp. 2525-2532. IEEE, Los Alamitos (2009)
10. Plana, L.A., Furber, S.B., Temple, S., Khan, M., Shi, Y., Wu, J., Yang, S.: A GALS Infrastructure for a Massively Parallel Multiprocessor. IEEE Design & Test of Computers 24, 454-463 (2007)