-
1
-
-
0030370399
-
Analysis of multiple bit upsets (MBU) in a CMOS SRAM
-
Dec.
-
O. Musseau, F. Gardic, P. Roche, T. Corbiere, R. A. Reed, S. Buchner, P. McDonald, J. Melinger, L. Tran, and A. B. Campbell, "Analysis of multiple bit upsets (MBU) in a CMOS SRAM," IEEE Trans. Nucl. Sci., vol. 43, no. 6, pp. 2879-2888, Dec. 1996.
-
(1996)
IEEE Trans. Nucl. Sci.
, vol.43
, Issue.6
, pp. 2879-2888
-
-
Musseau, O.1
Gardic, F.2
Roche, P.3
Corbiere, T.4
Reed, R.A.5
Buchner, S.6
McDonald, P.7
Melinger, J.8
Tran, L.9
Campbell, A.B.10
-
2
-
-
8444229189
-
Single-event transients in fast electronic circuits
-
Sec. V
-
S. P. Buchner and M. P. Baze, "Single-event transients in fast electronic circuits," NSREC Short Course, 2001, Sec. V.
-
(2001)
NSREC Short Course
-
-
Buchner, S.P.1
Baze, M.P.2
-
3
-
-
84949185312
-
Soft error rate mitigation techniques for modern microcircuits
-
D. G. Mavis and P. H. Eaton, "Soft error rate mitigation techniques for modern microcircuits," in Proc. IRPS, Apr. 2002, pp. 216-225.
-
Proc. IRPS, Apr. 2002
, pp. 216-225
-
-
Mavis, D.G.1
Eaton, P.H.2
-
4
-
-
33144489763
-
Simultaneous Single Event Charge Sharing and Parasitic Bipolar Conduction in a Highly-Scaled SRAM Design
-
Dec.
-
B. D. Olson, D. R. Ball, K. M. Warren, L. W. Massengill, N. F. Haddad, S. E. Doyle, and D. McMorrow, "Simultaneous Single Event Charge Sharing and Parasitic Bipolar Conduction in a Highly-Scaled SRAM Design," IEEE Trans. Nucl. Sci., vol. 52, no. 6, pp. 2132-2136, Dec. 2005.
-
(2005)
IEEE Trans. Nucl. Sci.
, vol.52
, Issue.6
, pp. 2132-2136
-
-
Olson, B.D.1
Ball, D.R.2
Warren, K.M.3
Massengill, L.W.4
Haddad, N.F.5
Doyle, S.E.6
McMorrow, D.7
-
5
-
-
33846288275
-
Charge Collection and Charge Sharing in a 130 nm CMOS Technology
-
Dec.
-
O.A. Amusan, A. F. Witulski, L. W. Massengill, B. L. Bhuva, P. R. Fleming, M. L. Alles, A. L. Sternberg, J. D. Black, and R. D. Schrimpf, "Charge Collection and Charge Sharing in a 130 nm CMOS Technology," IEEE Trans. Nucl. Sci., vol. 53, no. 6, pp. 3253-3258, Dec. 2006.
-
(2006)
IEEE Trans. Nucl. Sci.
, vol.53
, Issue.6
, pp. 3253-3258
-
-
Amusan, O.A.1
Witulski, A.F.2
Massengill, L.W.3
Bhuva, B.L.4
Fleming, P.R.5
Alles, M.L.6
Sternberg, A.L.7
Black, J.D.8
Schrimpf, R.D.9
-
6
-
-
37249079736
-
New insights into single event transient propagation in chains of inverters - Evidence for propagation-induced pulse broadening
-
Dec.
-
V. Ferlet-Cavrois, P. Paillet, D. McMorrow, N. Fel, J. Baggio, S. Girard, O. Duhamel, J. S. Melinger, M. Gaillardin, J. R. Schwank, P. E. Dodd, M. R. Shaneyfelt, and J. A. Felix, "New insights into single event transient propagation in chains of inverters - evidence for propagation-induced pulse broadening," IEEE Trans on Nucl. Sci., vol. 54, no. 6, pp. 2338-2346, Dec. 2007.
-
(2007)
IEEE Trans on Nucl. Sci.
, vol.54
, Issue.6
, pp. 2338-2346
-
-
Ferlet-Cavrois, V.1
Paillet, P.2
McMorrow, D.3
Fel, N.4
Baggio, J.5
Girard, S.6
Duhamel, O.7
Melinger, J.S.8
Gaillardin, M.9
Schwank, J.R.10
Dodd, P.E.11
Shaneyfelt, M.R.12
Felix, J.A.13
-
7
-
-
33144489763
-
Simultaneous Single Event Charge Sharing and Parasitic Bipolar Conduction in a Highly-Scaled SRAM Design
-
Dec.
-
B. D. Olson, D. R. Ball, K. M. Warren, L. W. Massengill, N. F. Haddad, S. E. Doyle, and D. McMorrow, "Simultaneous Single Event Charge Sharing and Parasitic Bipolar Conduction in a Highly-Scaled SRAM Design," IEEE Trans. Nucl. Sci., vol. 52, no. 6, pp. 2132-2136, Dec. 2005.
-
(2005)
IEEE Trans. Nucl. Sci.
, vol.52
, Issue.6
, pp. 2132-2136
-
-
Olson, B.D.1
Ball, D.R.2
Warren, K.M.3
Massengill, L.W.4
Haddad, N.F.5
Doyle, S.E.6
McMorrow, D.7
-
8
-
-
33846288275
-
Charge Collection and Charge Sharing in a 130 nm CMOS Technology
-
Dec.
-
O.A. Amusan, A. F. Witulski, L. W. Massengill, B. L. Bhuva, P. R. Fleming, M. L. Alles, A. L. Sternberg, J. D. Black, and R. D. Schrimpf, "Charge Collection and Charge Sharing in a 130 nm CMOS Technology," IEEE Trans. Nucl. Sci., vol. 53, no. 6, pp. 3253-3258, Dec. 2006.
-
(2006)
IEEE Trans. Nucl. Sci.
, vol.53
, Issue.6
, pp. 3253-3258
-
-
Amusan, O.A.1
Witulski, A.F.2
Massengill, L.W.3
Bhuva, B.L.4
Fleming, P.R.5
Alles, M.L.6
Sternberg, A.L.7
Black, J.D.8
Schrimpf, R.D.9
-
9
-
-
72349090769
-
Single event transient pulse quenching in Advanced CMOS logic
-
Dec.
-
J. R. Ahlbin, L. W. Massengill, B. L. Bhuva, B. Narasimham, M. J. Gadlage, and P. H. Eaton, "Single event transient pulse quenching in Advanced CMOS logic," IEEE Trans. Nucl. Sci., vol. 56, no. 6, pp. 3050-3056, Dec. 2009.
-
(2009)
IEEE Trans. Nucl. Sci.
, vol.56
, Issue.6
, pp. 3050-3056
-
-
Ahlbin, J.R.1
Massengill, L.W.2
Bhuva, B.L.3
Narasimham, B.4
Gadlage, M.J.5
Eaton, P.H.6
-
10
-
-
33845533769
-
On-chip characterization of single event transient pulse widths
-
B. Narasimham, V. Ramachandran, B. L. Bhuva, R. D. Schrimpf, A. F. Witulski, W. T. Holman, L. W. Massengill, J. D. Black, W. H. Robinson, D. McMorrow, "On-chip characterization of single event transient pulse widths", IEEE Trans. on Dev. and Mat. Rel., vol. 6, p. 542-549, 2006.
-
(2006)
IEEE Trans. on Dev. and Mat. Rel.
, vol.6
, pp. 542-549
-
-
Narasimham, B.1
Ramachandran, V.2
Bhuva, B.L.3
Schrimpf, R.D.4
Witulski, A.F.5
Holman, W.T.6
Massengill, L.W.7
Black, J.D.8
Robinson, W.H.9
McMorrow, D.10
-
11
-
-
78650417096
-
Scaling Trends in SET Pulse Widths in Sub-100 nm Bulk CMOS Processes
-
Dec.
-
M. J. Gadlage, J. R. Ahlbin, B. Narasimham, B. L. Bhuva, L. W. Massengill, R. A. Reed, R. D. Schrimpf, and G. Vizkelethy, "Scaling Trends in SET Pulse Widths in Sub-100 nm Bulk CMOS Processes," IEEE Trans. Nucl. Sci., vol. 57, no. 6, pp. 3336-3341, Dec. 2010.
-
(2010)
IEEE Trans. Nucl. Sci.
, vol.57
, Issue.6
, pp. 3336-3341
-
-
Gadlage, M.J.1
Ahlbin, J.R.2
Narasimham, B.3
Bhuva, B.L.4
Massengill, L.W.5
Reed, R.A.6
Schrimpf, R.D.7
Vizkelethy, G.8
-
12
-
-
78650360771
-
The Effect of Layout Topology on Single-event transient pulse quenching in a 65 nm bulk CMOS process
-
Dec.
-
J. R. Ahlbin, M. J. Gadlage, D. R. Ball, A. W. Witulski, B. L. Bhuva, R. A. Reed, G. Vizkelethy, and L. W. Massengill, "The Effect of Layout Topology on Single-event transient pulse quenching in a 65 nm bulk CMOS process," IEEE Trans. Nucl. Sci., vol. 57, no. 6, pp. 3380-3385, Dec. 2010.
-
(2010)
IEEE Trans. Nucl. Sci.
, vol.57
, Issue.6
, pp. 3380-3385
-
-
Ahlbin, J.R.1
Gadlage, M.J.2
Ball, D.R.3
Witulski, A.W.4
Bhuva, B.L.5
Reed, R.A.6
Vizkelethy, G.7
Massengill, L.W.8
-
13
-
-
79959297047
-
-
Nashville, TN [Online] Available
-
ACCRE Computing Cluster. Nashville, TN [Online] Available: http://www.accre.vanderbilt.edu
-
-
-
|