Constructive AIG optimization through functional composition

24th International Conference on Architecture of Computing Systems 2011, ARCS 2011 - Workshop Proceedings

Volumn , Issue , 2011, Pages 230-234

  Figueiró, Thiago ^a   Ribas, Renato ^a   Reis, André ^a  

^a FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; GRAPH THEORY; LOGIC SYNTHESIS;

BOTTOM UP APPROACH; FUNCTIONAL COMPOSITIONS; MULTI OBJECTIVE; SYNTHESIS ALGORITHMS; TECHNOLOGY INDEPENDENT;

GRAPH ALGORITHMS;

EID: 79959242781     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. G.D. Hachtel and F. Somenzi, Logic Synthesis and Verification Algorithms, Kluver Academic Publishers (1996).
2. E. Sentovich, K. Singh, L.Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. Stephan, R. Brayton and A. Sangiovanni-Vincentelli, SIS: A system for sequential circuit synthesis. Tech. Rep. UCB/ERL M92/41. UC Berkeley, Berkely, 1992.
3. Berkeley Logic Synthesis and Verification Group. ABC: A System for Sequential Synthesis and Verification. http://www-cad.eecs.berkeley.edu/~alanmi/abc
4. Mishchenko, A., Chatterjee, S., and Brayton, R.. DAG-aware AIG rewriting a fresh look at combinational logic synthesis. DAC '06, 532-535.
5. Mishchenko, A. and Sasao, T. 2003. Large-scale SOP minimization using decomposition and functional properties. DAC '03, 149-154.
6. M.C. Golumbic and A. Mintz, Factoring Logic Functions Using Graph Partitioning, ICCAD ‟99. IEE Press, Piscataway, NJ, 195-199.
7. IWLS2003. No more counting of Literals. Presentation of discussion Group 3 at IWLS 2003. Available at: www.sigda.org/iwls/iwls2003/no_more_literals.ppt
8. A. Mishchenko, S. Chatterjee, R. Jiang, R. Brayton, “FRAIGs: A Unifying Representation for Logic Synthesis and Verification”, ERL Technical Report, EECS Dept., UC Berkeley, March 2005.
9. T. Figueiro, R. P. Ribas, A. I. Reis, AIG Rewriting Considering Multiple Objectives, 25th South Symposium on Microelectronics, Porto Alegre, Brazil, May 2010.
10. Cong, J., Wu, C., and Ding, Y. 1999. Cut ranking and pruning: enabling a general and efficient FPGA mapping solution. FPGA '99, NY, 29-35.
11. J. Cong and Y. Ding, "FlowMap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs," IEEE Trans. CAD, Vol.13, No. 1 (January 1994), pp. 1-12.
12. Chatterjee, S., Mishchenko, A., and Brayton, R.. Factor cuts. ICCAD '06, 143-150.
13. Osvaldo Martinello Jr, Felipe S. Marques, Renato P. Ribas, André I. Reis. KL-Cuts: A New Approach for Logic Synthesis Targeting Multiple Output Blocks. DATE 2010, pp. 777-782.
14. Lech Jozwiak, Artur Chojnacki, Aleksander Slusarczyk, "High-Quality Circuit Synthesis for Modern Technologies," ISQED 2008, pp.168-173.
15. M.G.A.Martins, L.S.Rosa Jr., A.B.Rasmussen, R.P.Ribas. Boolean Factoring with Multi-Objective Goals. ICCD 2010, pp. 229-234.
16. Lee, H. -. 1978. An Algorithm for Minimal TANT Network Generation. IEEE Trans. Comput. 27, 12 (Dec. 1978), 1202-1206.