-
1
-
-
41149155968
-
2 gate stack using novel Si extrusion process for high performance application
-
1705269, 2006 Symposium on VLSI Technology, VLSIT - Digest of Technical Papers
-
2 gate stack using novel si extrusion process for high performance application IEEE VLSI Tech Dig 2006 166 167 (Pubitemid 351424178)
-
(2006)
Digest of Technical Papers - Symposium on VLSI Technology
, pp. 166-167
-
-
Ando, T.1
Hirano, T.2
Tai, K.3
Yamaguchi, S.4
Kato, T.5
Hagimoto, Y.6
Watanabe, K.7
Yamamoto, R.8
Kanda, S.9
Nagano, K.10
Terauchi, S.11
Tateshita, Y.12
Tagawa, Y.13
Saito, M.14
Iwamoto, H.15
Yoshida, S.16
Watanabe, H.17
Nagashima, N.18
Kadomura, S.19
-
2
-
-
0033747812
-
On the reverse short channel effect in deep submicron heterojunction MOSFET's and its impact on the current-voltage behavior
-
N. Collaert, P. Verheyen, and K.D. Meyer On the reverse short channel effect in deep submicron heterojunction MOSFET's and its impact on the current-voltage behavior IEEE Trans Electron Dev 47 6 2000 1214 1220
-
(2000)
IEEE Trans Electron Dev
, vol.47
, Issue.6
, pp. 1214-1220
-
-
Collaert, N.1
Verheyen, P.2
Meyer, K.D.3
-
3
-
-
33646875269
-
Gate stack technology for nanoscale devices
-
DOI 10.1016/S1369-7021(06)71541-3, PII S1369702106715413
-
B.H. Lee, J. Oh, H.H. Tseng, R. Jammy, and H. Huff Gate stack technology for nanoscale devices Mater Today 9 6 2006 32 40 (Pubitemid 43783459)
-
(2006)
Materials Today
, vol.9
, Issue.6
, pp. 32-40
-
-
Lee, B.H.1
Oh, J.2
Tseng, H.H.3
Jammy, R.4
Huff, H.5
-
5
-
-
0030165986
-
Observation of single interface traps in submicron MOSFET's by charge pumping
-
PII S0018938396040257
-
G.V. Groeseneken, I. De Wolf, R. Bellens, and H.E. Maes Observation of single interface traps in submicron MOSFET's by charge pumping IEEE Trans Electron Dev 43 6 1996 940 945 (Pubitemid 126768190)
-
(1996)
IEEE Transactions on Electron Devices
, vol.43
, Issue.6
, pp. 940-945
-
-
Groeseneken, G.V.1
De Wolf, I.2
Bellens, R.3
Maes, H.E.4
-
6
-
-
19944376504
-
New Charge Pumping model for the analysis of the spatial trap distribution in the nitride layer of SONOS devices
-
DOI 10.1016/j.mee.2005.04.087, PII S0167931705002261, 14th Biennial Conference on Insulating Films on Semiconductors
-
A. Arreghini, F. Driussi, D. Esseni, L. Selmi, M.J. van Duuren, and R. van Schaijk New charge pumping model for the analysis of the spatial trap distribution in the nitride layer of SONOS devices Microelectron Eng 80 2005 333 336 (Pubitemid 40753106)
-
(2005)
Microelectronic Engineering
, vol.80
, Issue.SUPPL.
, pp. 333-336
-
-
Arreghini, A.1
Driussi, F.2
Esseni, D.3
Selmi, L.4
Van Duuren, M.J.5
Van Schaijk, R.6
-
8
-
-
0023453863
-
Electrical and physical characteristics of thin oxides prepared by rapid thermal nitridation
-
T. Hori, H. Iwasaki, Y. Naito, and H. Esaki Electrical and physical characteristics of thin oxides prepared by rapid thermal nitridation IEEE Trans Electron Dev 34 11 1987 2238 2245
-
(1987)
IEEE Trans Electron Dev
, vol.34
, Issue.11
, pp. 2238-2245
-
-
Hori, T.1
Iwasaki, H.2
Naito, Y.3
Esaki, H.4
-
9
-
-
45249101559
-
Scaling down of MOCVD HfSiO(N) to 1 nm EOT
-
X. Shi, A. Rothschild, J.L. Everaert, S. Van Elshocht, L. Date, and R. Schreutelkamp Scaling down of MOCVD HfSiO(N) to 1 nm EOT ECS Trans 11 4 2007 13 24
-
(2007)
ECS Trans
, vol.11
, Issue.4
, pp. 13-24
-
-
Shi, X.1
Rothschild, A.2
Everaert, J.L.3
Van Elshocht, S.4
Date, L.5
Schreutelkamp, R.6
-
10
-
-
12444296542
-
Positive bias temperature instability effects of Hf-based nMOSFETs with various nitrogen and silicon profiles
-
DOI 10.1109/LED.2004.840717
-
C. Choi, C.-S. Kang, C.Y. Kang, S.J. Rhee, M.S. Akbar, and S.A. Krishnan Positive bias temperature instability effects of Hf-based nMOSFETs with various nitrogen and silicon profiles IEEE Electron Dev Lett 26 1 2005 32 34 (Pubitemid 40145981)
-
(2005)
IEEE Electron Device Letters
, vol.26
, Issue.1
, pp. 32-34
-
-
Choi, C.1
Kang, C.-S.2
Kang, C.Y.3
Rhee, S.J.4
Akbar, M.S.5
Krishnan, S.A.6
Zhang, M.7
Lee, J.C.8
|