The application of reconfigurable logic to controller design

Control Engineering Practice

Volumn 6, Issue 7, 1998, Pages 879-887

  Wegrzyn, Marek ^a   Adamski, Marian A ^a   Monteiro, Joao L ^b  

^a UNIVERSITY OF ZIELONA GÓRA   (Poland)

^b UNIVERSITY OF MINHO   (Portugal)

Author keywords

FPGAs; Industrial process control; Logic controllers; Petri nets; Sequential function charts (SFC)

Indexed keywords

COMPUTER SIMULATION; CONCURRENCY CONTROL; CONTROL SYSTEM SYNTHESIS; FIELD PROGRAMMABLE GATE ARRAYS; PETRI NETS; PROCESS CONTROL;

RECONFIGURABLE LOGIC; SEQUENTIAL FUNCTION CHARTS (SFC);

PROGRAMMABLE LOGIC CONTROLLERS;

EID: 0032108301     PISSN: 09670661     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0967-0661(98)00075-6     Document Type: Article

References (18)

1. Adamski, M. (1991). Parallel controller implementation using standard PLD software, In: FPGAs (W.R. Moore, W. Luk, Eds.), (from the 1991 Oxford International Workshop on Field Programmable Logic and Applications), pp. 296-304, Abingdon EE and CS, England.
2. Adamski, M.A., & Monteiro, J.L. (1996). Declarative specification of system independent logic controller programs. In: Proceedings of the IEEE International Symposium on Industrial Electronics ISIE'96, Warsaw, Poland, pp. 305-310.
3. Adamski, M., & Wegrzyn, M. (1994). Hierarchically structured coloured Petri net specification and validation of concurrent controllers. In: Proceedings of the 39. Internationales Wissenschaftliches Kolloquium IWK'94, Technische Universität Ilmenau, Germany, 27-30.09.1994, Band 1, pp. 517-522.
4. Bilinski, K., Adamski, M., Saul, J.M., & Dagless, E.L. (1994). Petri net based algorithms for parallel - controller synthesis. IEE Proceedings-E, Computers and Digital Techniques, 141(6), 405-412.
5. David, R., & Alla, H. (1992). Petri nets and Grafcet. New York: Prentice Hall.
6. Ferrarini, L. (1992). An incremental approach to logic controller design with Petri nets. In: IEEE Trans. on System, Man, and Cybernetics, 22(3), 461-474.
7. Fernandes, J.M., Adamski, M., & Proença, A.J. (1997). VHDL generation from hierarchical Petri net specifications of parallel controllers. In: IEE Proceedings-E, Computers and Digital Techniques, 144(2), 127-137.
8. Halang, W.A. (1989). Languages and tools for the graphical and textual system independent programming of programmable logic controllers. In: Microprocessing and Microprogramming, North Holland, 27, 583-590.
9. Jenkins, J.H. (1994). Designing with FPGAs and CPLDs. Englewood Cliffs, NJ: Prentice Hall.
10. Jiang, J., & Holding, D.J. (1996). The formalisation and analysis of sequential function charts using a Petri net approach. In: Proceedings of the 13th World Congress of IFAC, International Federation of Automatic Control, IFAC'96, San Francisco, CA, USA, Vol. J, Discrete Event Systems, pp. 513-518.
11. Kozlowski, T., Dagless, E.L., Saul, J.M., Adamski, M., & Szajna, J. (1995). Parallel controller synthesis using Petri nets. IEE Proceedings-E, Computers and Digital Techniques, 142(4), 263-271.
12. Lewis, R.W. (1995). Programming industrial control systems using IEC-1131-3. London: The Institution of Electrical Engineers.
13. Mandado, E., Marcos, J., & Perez, S.A. (1996). Programmable logic devices and logic controllers. London: Prentice Hall.
14. Toulotte, J.M. (1978). Reseaux de Petri et automates programmables. Automatisme, pp. 200-211, Juillet-Aout 1978.
15. Wegrzyn, M., Wolanski, P., Adamski, M.A., & Monteiro, J.L. (1996). Field programmable device as a logic controller. In: Proceedings of the 2nd Conference on Automatic Control - Control'96, Oporto, Portugal, 2, 715-720.
16. Wegrzyn, M., Adamski, M.A., & Monteiro, J.L. (1997). Reconfigurable logic controller with FPGA. In: 4th IFAC Workshop on Algorithms and Architectures for Real-Timed Control - AART'97, Vilamoura, Algarve, Portugal, pp. 247-252.
17. Xilinx Inc (1996). The programmable logic data book. San Jose, California.
18. York, T.A. (1993). Survey of field programmable logic devices. Microprocessors and Microsystems, 17(1), 371-381.