A 1.2V High band-width analog multiplier in 0.18μm CMOS technology

International Review of Electrical Engineering

Volumn 5, Issue 2, 2010, Pages 803-811

  Ebrahimi, Amir ^a   Naimi, Hossein Miar ^a  

^a BABOL NOSHIRVANI UNIVERSITY OF TECHNOLOGY   (Iran)

Author keywords

CMOS analog multiplier; Cross coupled squarer circuit; Four quadrant

Indexed keywords

EID: 79956222016     PISSN: 18276660     EISSN: 25332244     Source Type: Journal    
DOI: None     Document Type: Article

References (21)

1. C. Chen and Z. Li, "A Low-power CMOS Analog multiplier, " IEEE Tran. Circuit Syst. II, vol. 52, no. 9, Feb. 2006, pp.100-104.
2. A. Demosthenous and M. Panovic, "Low-voltage MOS Linear Transconductor/Squarer and four quadrant multiplier for analog VLSI, " IEEE Tran. Circuit Syst. I, vol.52, no.90, Sept. 2005, pp.1721-1731.
3. C. Sawigun and J. Mahattanakul, "A 1.5V wide Input Range, High Band-width, CMOS Four-Quadrant Analog Multiplier, " In Proc.2008 IEEE Int. Symp. Circuits Syst., May 2008, pp 2318-2321.
4. A. Naderi, A. Khoei and Kh. Hadidi, "High Speed Low Power Four-Quadrant CMOS Current-Mode Multiplier, " 14th IEEE conf Circuit Syst., 2007 ICECS, pp 1308-1311.
5. M. Kumngern, and K. Dejhan, "Versatile Dual-Mode Class-AB Four quadrant Analog Multiplier, " International journal of signal processing vol.2 number ISSN 1304-4449, 2005.
6. C. Sawigun, A. Demosthenous, "Compact Low-Voltage CMOS Four-Quadrant Analogue multiplier, " Electron. Lett., vol.42, pp 1149-1150, Sept 2006.
7. C. Sawigun, A. Demosthenous and D. Pal, "A Low-Voltage, Low-Power, High-Linearity CMOS Four-Quadrant Analog multiplier, " IEEE 18th European conf on Circuit theory and design. Aug 2007, pp204-207.
8. P. Prommee, M. Somdunyakanok, K. Angkaeo, A. Jodtang and K. Drjhan, "Single Low-Supply and Low Distortion CMOS Analog Multiplier, " IEEE Int. Symp. Communication and information Tech, Oct 2005, pp.251-254.
9. S. Singh and K. Radhakrishna Rao, "Low voltage Analogue Multiplier, " IEEE Asia Pacific conf Circuit Syst. Dec2006, pp. 1772-1775.
10. B. Razavi, Design of Analog CMOS Integrated Circuits. New York: MacGraw-Hill, 2000.
11. P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 4th ed. New York: Willy, 2001.
12. K. Bult and H. Wallinga, "A CMOS Four-Quadrant Analog Multiplier, " IEEE Journal of Solid-State Circuits, vol.21, no. 6, pp. 430-435, Jun. 1986.
13. S. I. Liu, "Low-Voltage CMOS Four-Quadrant Multiplier, " Electron. Lett., vol. 30, no. 25, pp. 2125-2126, Dec.1994.
14. C. J. Debono, F. Maloberti and J. Micallef, "On the Design of Low-Voltage, Low-Power CMOS Analog Multiplier for RF Aplications, " IEEE Trans. On VLSI Systems, vol. 10, no. 2, Apr. 2002, pp. 168-174.
15. J. Ramirez-Angulo et al., "Low-Voltage CMOS Analog Four-Quadrant Multiplier Based on Flipped Voltage Followers, " In Proceedings IEEE ISCAS 2004. vol. 1, pp. 681-684, 2004.
16. S. Y. Hsiao and C. Y. Wu, "A Parallel Structure for CMOS Four-Quadrant Analog Multipliers and its Application to 12-GHz RF Down Conversion Mixer, " IEEE Journal of Solid State Circuits, vol. 33, no. 6, Jun. 1998, pp. 859-869.
17. Mehrvars, H. R. Chee Yee Kwok, "A Novel Multi-Input Floating-Gate MOS Four-Quadrant Analog Multiplier, " IEEE Journal of Solid State Circuits, vol. 31, no.8, Aug. 1996, pp. 1123-1131.
18. Shen-Iuan Liu and Yuh-Shyan Hwang, "CMOS Squarer and Four-Quadrant Multiplier, " IEEE Trans. Circuits and Systems I, vol. 42, no. 2, Feb. 1995, pp. 119-122.
19. Ho-Jun Song and Choong-Ki Kim, "A MOS Four-Quadrant Analog Multiplier Using Simple Two-Input Squaring Circuits with Source Followers, " IEEE Journal of Solid State Circuits, vol. 25, no. 3, Jun. 1990, pp. 841-848.
20. A. L. Coban and P. E. Allen, "Low-Voltage, Four-Quadrant, Analogue CMOS Multiplier, " Electron. Lett., vol.30, no. 13, Jun. 1994, pp. 1044-1045.
21. Zhenhua Wang, "A CMOS Four-Quadrant Analogue Multiplier with Single-Ended Voltage Output and Improved Temperature Performance, " IEEE Journal of Solid State Circuits, vol. 26, no. 9, Sept. 1991, pp. 1293-1301.