A 1.5V, wide-input range, high-bandwidth, CMOS four-quadrant analog multiplier

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2008, Pages 2318-2321

  Sawigun, Chutham ^a   Mahattanakul, Jirayuth ^a  

^a University of Technology   (Thailand)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER NETWORKS; TELECOMMUNICATION SYSTEMS;

ANALOG MULTIPLIERS; FOUR QUADRANTS; INTERNATIONAL SYMPOSIUM;

FREQUENCY MULTIPLYING CIRCUITS;

EID: 51749084865     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2008.4541918     Document Type: Conference Paper

References (8)

1. G. Han and E. Sanchez-Sinencio, "CMOS Transconductance multiplier: A Tutorial," IEEE Trans. on Cir.&Syst.II, 1998, vol.45, no.12, pp. 1550-1563.
2. S. Liu and C. Chang, "CMOS sub-threshold four quadrant analog multiplier based on unbalanced source couple pairs," Int. J. Electron, vol.78, pp.327-332, Feb. 1995.
3. J. Ramirez-Angulo, S. Thoutam, R.G. Carvajal and A. Lopez. Martin, "Low voltage CMOS analogue four quadrant multiplier based on flipped voltage followers," IEE Electron. Lett., vol.39, no.25, pp. 1771-1772, Dec. 2003.
4. J. Ramerez-Angulo, R. . Cavajal, and J. Matinez-Heredia, "1.4-V supply, wide-swing, high-frequency, CMOS analogue multiplier with high current efficiency," Proc. IEEE ISCAS, MAY 2000, Geneva Switzerland, vol. V, pp. 553-536.
5. th ed., John Wiley & Sons, Inc. USA, 2001, ch.1.
6. A Demosthenous and M. Panovic, "Low voltage MOS linear Transconductor/squarer and four-quadrant multiplier for analogue VLSI,' IEEE Trans. on Circuits and Systems-I, 2005, vol.52, no.9, pp. 1721-1731.
7. C. Sawigun and A. Demosthenous, "Compact low-voltage CMOS four-quadrant analogue multiplier,' Electronics Letters, 2006, vol. 42, no. 20, pp. 1149-1151.
8. R. G. Cavajal, J Ramerez-Angulo, A. J. Lopez-Matin, A Toralba, J. A.Gomez Galend, A. Carlosana, and F. M. Chevaro, "The flipped voltage follower : a useful cell for low-voltage low-power circuit design,' IEEE Trans. on Circuits and Systems-I, 2005, vol.52, no.7, pp. 1276-129.