An approach for PSL assertion coverage analysis with high-level decision diagrams

Proceedings of IEEE East-West Design and Test Symposium, EWDTS'10

Volumn , Issue , 2010, Pages 13-16

  Jenihhin, Maksim ^a   Raik, Jaan ^a   Ubar, Raimund ^a   Shchenova, Tatjana ^a  

^a TALLINN UNIVERSITY OF TECHNOLOGY   (Estonia)

Author keywords

[No Author keywords available]

Indexed keywords

COVERAGE ANALYSIS; DECISION DIAGRAM; DESIGN ERRORS; DESIGN VERIFICATION; QUALITY ASSESSMENT; SIMULATION-BASED;

DESIGN;

QUALITY CONTROL;

EID: 79955968965     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EWDTS.2010.5742048     Document Type: Conference Paper

References (15)

1. H. D. Foster, A. C. Krolnik, "Creating Assertion-Based IP", Springer, New York, 2008
2. IEEE-Commission, IEEE standard for Property Specification Language (PSL), IEEE Std 1850-2005/2010, April 6, 2010
3. IEEE Computer Society, IEEE standard for SystemVerilog-Unified Hardware Design, Specification, and Verification Language, IEEE Std 1800-2005/2009, December 11, 2009
4. J. Sordoillet, S. Davey "Integrated, comprehensive assertion-based coverage", EDA Tech Forum 3(1), pp. 22-25
5. J. G. Tong, M. Boulé, Z. Zilic, "Defining and Providing Coverage for Assertion-Based Dynamic Verification", J. Electronic Testing 26(2), 2010, pp. 211-225
6. B. Pal, A. Banerjee, A. Sinha, P. Dasgupta, "Accelerating assertion coverage with adaptive testbenches", IEEE Trans Comput-Aided Des Integr Circuits Syst 27(5), 2008, pp. 967-972 (Pubitemid 351596178)
7. Mentor Graphics Inc., ModelSim website [http://model. com/]
8. R. Ubar, "Test Generation for Digital Systems on the Vector Alternative Graph Model", Proc. of the 13th Symposium on Fault Tolerant Computing", Milano, Italy, 1983, pp. 374-377 (Pubitemid 13593690)
9. R. Bryant. "Graph-based algorithms for Boolean function manipulation", IEEE Transactions on Computers, C-35, 8, 1986, pp. 677-691 (Pubitemid 16629996)
10. R. Ubar, J. Raik, A. Morawiec, "Back-tracing and Event-driven Techniques in High-level Simulation with Decision Diagrams", ISCAS 2000, Vol. 1, pp. 208-211
11. M. Jenihhin, J. Raik, A. Chepurov, R. Ubar, "PSL Assertion Checking Using Temporally Extended High-Level Decision Diagrams", J. of Electronic Testing: Theory and Applications (JETTA), 25(6), 2009, Springer Science, pp. 289-300
12. APRICOT verification framework website [http://apricot. pld. ttu. ee]
13. M. Jenihhin, J. Raik, A. Chepurov, R. Ubar. Simulation-based Verification with APRICOT Framework using High-Level Decision Diagrams. IEEE East-West Design & Test Symposium, Moscow, Sept. 18-21, 2009, pp. 13-16
14. M. Jenihhin, J. Raik, A. Chepurov, U. Reinsalu, R. Ubar, "High-Level Decision Diagrams based Coverage Metrics for Verification and Test", Proc. of 10th IEEE Latin American Test Workshop, Buzios, Brazil, March 1-5, 2009, pp. 1-6
15. F. Corno, M. S. Reorda, G. Squillero, "RT-level ITC'99 benchmarks and first ATPG results", Journal, Design & Test of Computers, IEEE, 17(3), July-Sept. 2000, pp. 44-53