Back-tracing and event-driven techniques in high-level simulation with decision diagrams

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 1, Issue , 2000, Pages I-208-I-211

  Ubar, Raimund ^a   Raik, Jaan ^a   Morawiec, Adam ^b  

^a TALLINN UNIVERSITY OF TECHNOLOGY   (Estonia)

^b TIMA LABORATORY   (France)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; PROBLEM SOLVING; RECURSIVE FUNCTIONS;

HIGH-LEVEL DECISION DIAGRAMS; REGISTER-ORIENTED DECISION DIAGRAMS;

DECISION THEORY;

EID: 0033700096     PISSN: 02714310     EISSN: None     Source Type: Journal    
DOI: 10.1109/ISCAS.2000.857064     Document Type: Article

References (12)

1. H. Gruenbacher M. Khosravipour G. Gridling Improving Simulation Efficiency by Hierarchical Abstraction Transformations System Level Design Language Workshop System Level Design Language Workshop Lausanne Switzerland 1998-September
2. P. McGeer K. McMillan A. Saldanha A. Sangiovanni-Vincentelli P. Scaglia Fast Discrete Function Evaluation Using Decision Diagrams ICCAD 402 407 ICCAD 1995
3. Y. Luo T. Wongsonegoro A. Aziz Hybrid Techniques for Fast Functional Simulation DAC 1998
4. P. Ashar S. Malik Fast Functional Simulation Using Branching Programs ICCAD Conf. 408 412 ICCAD Conf. 1995
5. R. Ubar A. Morawiec J. Raik Cycle-based Simulation with Decision Diagrams Design Automation and Test in Europe (DATE) Conference 1999 454 458 Design Automation and Test in Europe (DATE) Conference 1999 München Germany 1999-March-9-12
6. R. Ubar Test Synthesis with Alternative Graphs IEEE Design&Test of Computers 48 57 1996
7. R. Leveugle R. Ubar Synthesis of Decision Diagrams from Clock-Driven Multi-Process VHDL Descriptions for Test Generation MIXDES'98 353 358 MIXDES'98 Lodz Poland 1998-June-18-20
8. R. Ubar Combining Functional and Structural Approaches in Test Generation for Digital Systems Microelectron. Reliab. 38 3 317 329 1998
9. HLSynth92 benchmark directory at URL http://www.cbl.ncsu.edu/pub/Benchmark_dirs/HLSynth92/
10. E. Gramatova FUTEG Benchmakrs COPERNICUS JEP 9624 FUTEG No9/1995
11. K. H. Diener G. Elst E. Ivask J. Raik R. Ubar FPGA Design Flow with Automated Test Generation Proc. of the 11th Workshop on Test Technology and Reliability of Circuits and Systems 120 123 Proc. of the 11th Workshop on Test Technology and Reliability of Circuits and Systems 1999
12. J. Raik R. Ubar High-Level Path Activation Technique to Speed Up Sequential Circuit Test Generation Proc. of the European Test Workshop Proc. of the European Test Workshop 1999