A 2.9-to-4.0GHz fractional-N digital PLL with bang-bang phase detector and 560fsrms integrated jitter at 4.5mW power

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Volumn , Issue , 2011, Pages 88-89

  Tasca, Davide ^a   Zanuso, Marco ^a   Marzin, Giovanni ^a   Levantino, Salvatore ^a   Samori, Carlo ^a   Lacaita, Andrea L ^a  

^a POLITECNICO DI MILANO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

BUDGET CONTROL; DIGITAL INTEGRATED CIRCUITS; FREQUENCY CONVERTERS; JITTER; PHASE LOCKED LOOPS; SIGNAL DETECTION;

BANG-BANG PHASE DETECTORS; FRACTIONAL SPURS; FRACTIONAL-N PLL; HIGH RESOLUTION; PLL BANDWIDTHS; STATE OF THE ART; TIME TO DIGITAL CONVERTERS (TDCS); WIRELESS SYSTEMS;

PHASE COMPARATORS;

EID: 79955715979     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2011.5746231     Document Type: Conference Paper

References (6)

1. C. Weltin-Wu, E. Temporiti, D. Baldi, M. Cusmai, and F. Svelto, "A 3.5GHz Wideband ADPLL with Fractional Spur Suppression through TDC dithering and Feedforward Compensation," ISSCC Dig. Tech. Papers, pp. 468-469, Feb., 2010.
2. J. Borremans, K. Vengattaramane, V. Giannini, and J. Craninckx, "A 86MHz-to-12GHz Digital-Intensive Phase-Modulated Fractional-N PLL Using a 15pJ/Shot 5ps TDC in 40nm digital CMOS," ISSCC Dig. Tech. Papers, pp. 480-481, Feb., 2010.
3. M. Ferris and M. Flynn, "A 14mW Fractional-N PLL Modulator with an Enhanced Digital Phase Detector and Frequency Switching Scheme," ISSCC Dig. Tech. Papers, pp. 352-353, Feb., 2007.
4. M. Zanuso, S. Levantino, C. Samori, A. L. Lacaita, "A 3MHz-BW 3.6GHz Digital Fractional-N PLL with Sub-gate-delay TDC, Phase-interpolation Divider, and Digital Mismatch Cancellation," ISSCC Dig. Tech. Papers, pp. 476-477, Feb., 2010.
5. N. Da Dalt, "Linearized Analysis of a Digital Bang-Bang PLL and Its Validity Limits Applied to Jitter Transfer and Jitter Generation," IEEE Trans. on Circuits and Systems-I, vol. 55, no. 11, pp. 3663-3675, Dec., 2008.
6. X. Gao, E.A.M. Klumperink, G. Socci, M. Bohsali, and B. Nauta, "A 2.2GHz Sub-Sampling PLL with 0.16psrms Jitter and -125dBc/Hz In-Band Phase Noise at 700μW Loop-Components Power," IEEE Symp. on VLSI Circuits, pp. 139-140, June, 2010.