An all-digital 12 pJ/Pulse IR-UWB transmitter synthesized from a standard cell library

IEEE Journal of Solid-State Circuits

Volumn 46, Issue 5, 2011, Pages 1147-1157

  Park, Youngmin ^a   Wentzloff, David D ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

All digital; impulse radio (IR); standard cell; synthesis; transmitter; ultra wideband (UWB)

Indexed keywords

ACTIVE ENERGY; ALL-DIGITAL; CELL-BASED; CENTER FREQUENCY; CMOS PROCESSS; CORE AREA; DESIGN TOOL; DIGITAL STANDARDS; DIGITALLY CONTROLLED OSCILLATORS; FUNCTIONAL BLOCK; IMPULSE RADIO ULTRA-WIDEBAND; IMPULSE RADIOS; LEAKAGE POWER; STANDARD CELL; SYNTHESIS; UWB PULSE; UWB TRANSMITTER;

CMOS INTEGRATED CIRCUITS; DIGITAL LIBRARIES; DIGITAL RADIO; ELECTRIC BATTERIES; ENERGY UTILIZATION; IMPULSE NOISE; OSCILLATORS (ELECTRONIC); RADIO; RADIO BROADCASTING; STANDARDS; TRANSMITTERS;

ULTRA-WIDEBAND (UWB);

EID: 79955604140     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2011.2112232     Document Type: Conference Paper

References (24)

1. C. Weltin-Wu, E. Temporiti, D. Baldi, M. Cusmai, and F. Svelto, "A3.5 GHz wideband ADPLL with fractional spur suppression through TDC dithering and feedforward compensation", in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2010, pp. 468-469.
2. T. Tokairin, M. Okada, M. Kitsunezuka, T. Maeda, and M. Fukaishi, "A 2.1-to-2.8 GHz all-digital frequency synthesizer with a time-windowed TDC", in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2010, pp. 470-471.
3. M. S. Chen, D. Su, and S. Mehta, "A calibration-free 800 MHz fractional-N digital PLL with embedded TDC", in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2010, pp. 472-473.
4. M. Zanuso, S. Levantino, C. Samori, and A. Lacaita, "A 3 MHz-BW 3.6 GHz digital franctional-N PLL with sub-gate-delay TDC, phaseinterpolation divider, and digital mismatch cancellation", in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2010, pp. 476-477.
5. W. Grollitsch, R. Nonis, and N. D. Dalt, "A 1.4 psrms-period-jitter TDC-Less fractional-N digital PLL with digitally controlled ring oscillator in 65 nm CMOS", in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2010, pp. 478-479.
6. J. Li and U.-K. Moon, "Background calibration techniques for multistage pipelined ADCs with digital redundancy", IEEE Trans. Circuits Syst. II, vol. 50, no. 9, pp. 531-538, Sep. 2003.
7. J. McNeill et al., "'Split ADC' architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC", IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2437-2445, Dec. 2005.
8. K.-W. Hsueh et al., "A 1 V 11b 200 MS/s pipelined ADC with digital background calibration in 65 nm CMOS", in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2008, pp. 547-548.
9. D. D. Wentzloff and A. P. Chandrakasan, "A 47 pJ/pulse 3.1 to 5 GHz all-digital UWB transmitter in 90 nm CMOS", in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2007, pp. 118-119.
10. J. Ryckaertetal, "A0.65-to-1.4nJ/burst3-to-10 GHzUWB digital TX in 90 nm CMOS for IEEE 802.15.4a", in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2007.
11. V. V. Kulkarni, M. Muqsith, K. Niitsu, H. Ishikuro, and T. Kuroda, "A 750 Mb/s, 12 pJ/b, 6-to-10 GHz CMOS IR-UWB transmitter with embedded on-chip antenna", IEEE J. Solid-State Circuits, vol. 44, pp. 394-403, Feb. 2009.
12. P. P. Mercier, D. C. Daly, and A. P. Chandrakasan, "An energy-efficient all-digital uwb transmitter employing dual capacitively-coupled pulseshaping drivers", IEEE J. Solid-State Circuits, vol. 44, pp. 1679-1688, Jun. 2009.
13. E. Barajas, D. Gomez, D. Mateo, and J. L. Gonzalez, "A 75 pJ/bit alldigital quadrature coherent IR-UWB transceiver in 0.18 μm CMOS", in Proc. IEEE Radio Frequency Integrated Circuits Symp. (RFIC), 2010, pp. 197-200.
14. D. D. Wentzloff and A. P. Chandrakasan, "Delay-based BPSK for pulsed-UWB communication", in Proc. IEEE Int. Conf. Speech, Acoustics, and Signal Processing, 2007, pp. 561-564.
15. Y. Nakache and A. Molisch, "Spectral shaping of UWB signals for time hopping impulse radio", IEEE J. Sel. Areas Commun., vol. 24, no. 4, pp. 738-744, Apr. 2006. (Pubitemid 46438067)
16. A. P. Chandrakasan, F. S. Lee, D. D. Wentzloff, V. Sze, B. P. Ginsburg, P. P. Mercier, D. C. Daly, and R. Blazquez, "Low-power impulse UWB architectures and circuits", Proc. IEEE, vol. 97, no. 2, pp. 332-352, Feb. 2009.
17. J. Qian, S. Pullela, and L. Pillage, "Modeling the "effective capacitance" for the RC interconnect of CMOS gates", IEEE Trans. Computer-Aid. Des. Integr. Circuits Syst., vol. 13, no. 12, pp. 1526-1535, Dec. 1994.
18. P. Maurine, M. Rezzoug, N. Azemard, and D. Auvergne, "Transition time modeling in deep submicron CMOS", IEEE Trans. Computer-Aid. Des. Integr. Circuits Syst., vol. 21, pp. 1352-1363, 2002. (Pubitemid 35458386)
19. S. Kim and S. S. Wong, "Closed-form RC and RLC delay models considering input rise time", IEEE Trans. Circuits Syst. I, vol. 54, no. 9, pp. 2001-2010, Sep. 2007. (Pubitemid 47456040)
20. W. C. Elmore, "The transient response of damped linear network with particular regard to wideband amplifiers", J. Appl. Phys., 1948.
21. B. Tutuianu, F. Dartu, and L. Pileggi, "An explicit RC-circuit delay approximation based on the first three moments of the impulse response", in Proc. IEEE/ACM Design Automation Conf., 1998, pp. 463-368.
22. A. B. Kahng and S. Muddu, "Two-pole analysis of interconnection trees", in IEEE Multi-Ship Module Conf, Jan. 1995, pp. 105-110.
23. A. B. Kahng and S. Muddu, "An analytical delay model for RLC interconnects", in IEEE Int. Symp. Circuits Syst., May 1996, pp. 4237-4240.
24. A. I. Abou-Seido, B. Nowak, and C. Chu, "Fitted elmore delay: A simple and accurate interconnect delay model", in Proc. IEEE Int. Conf Computer Design, 2002, pp. 422-427. (Pubitemid 35186494)