Energy-Delay performance of nanoscale transistors exhibiting single electron behavior and associated logic circuits

Journal of Low Power Electronics

Volumn 6, Issue 3, 2010, Pages 415-428

  Saripalli, Vinay ^a   Liu, Lu ^b   Datta, Suman ^b   Narayanan, Vijaykrishnan ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

^b The Pennsylvania State University   (United States)

Author keywords

BDD sense amplifier logic design; Complementary logic gate design; Energy Delay product; Single Electron Transistor

Indexed keywords

BOOLEAN FUNCTIONS; CAPACITANCE MEASUREMENT; COMPUTER CIRCUITS; DELAY CIRCUITS; ELECTROSTATIC DEVICES; ENERGY POLICY; INTEGRATED CIRCUIT MANUFACTURE; LOGIC CIRCUITS; LOGIC DESIGN; PRODUCT DESIGN; TIMING CIRCUITS;

COMPLEMENTARY LOGIC; ELECTROSTATIC PROPERTIES; ENERGY DELAY PRODUCT; ENERGY-DELAY PERFORMANCE; GATE DESIGN; NANOSCALE TRANSISTORS; PHYSICAL DIMENSIONS; SENSE AMPLIFIER;

SINGLE ELECTRON TRANSISTORS;

EID: 79955415144     PISSN: 15461998     EISSN: 15462005     Source Type: Journal    
DOI: 10.1166/jolpe.2010.1089     Document Type: Conference Paper

References (19)

1. A. Wang, A. P. Chandrakasan, and S. V. Kosonocky, Optimal supply and threshold scaling for subthreshold CMOS circuits, IEEE Computer Society Annual Symposium on VLSI (2002), pp. 5-9.
2. B. H. Calhoun, A. Wang, and A. P. Chandrakasan, Modeling and sizing for minimum energy operation in sub-threshold circuits. IEEE Journal of Solid-State Circuits 40, 1778 (2005).
3. J. M. Rabaey, Optimizing power@design time-Circuit-level techniques, Low Power Design Essentials, Series on Integrated Circuits and Systems, Springer, New York, NY (2009), Chap. 4.
4. J. D. Meindl, Low power microelectronics: Retrospect and prospect, Proceedings of IEEE (1995).
5. Y. Taur and T. H. Ning, CMOS device design, Fundamentals of Modem VLSI Design, Cambridge University Press (1998), Chap. 4.
6. C. Wasshuber, Introduction, Computational Single-Electronics, Springer-Verlag, Wien New York (2001), Chap. 1.
7. H. Grabert and M. H. Devoret (eds.), Single Charge Tunneling, Plenum, New York (1992).
8. K. Uchida, K. Matsuzawa, and J. Koga, Analytical single electron transistor (SET) model for design and analysis of realistic SET circuits. Jpn. J. Appl. Phys. 39, 2321 (2000).
9. S. Mahapatra, V. Vaish, C. Wasshuber, and K. Banerjee, Analytical modeling of single electron transistor for hybrid CMOS-SET analog IC design. IEEE Trans. Electron Devices 51, 1772 (2004).
10. C. Wasshuber, About single-electron devices and circuits, Ph. D. Dissertation (1997).
11. K. K. Likharev, Single-electron devices and their applications. Proc. IEEE 87, 606 (1999).
12. E. Bonet, M. M. Deshmukh, and D. C. Ralph, Solving rate equations for electron tunneling via discrete quantum states. Phys. Rev. B 65, 045317 (2002).
13. K. Miyaji and M. Saitoh, Compact analytical model for roomtemperature-operation silicon single-electron transistors with discrete quantum energy levels. IEEE Tran. on Nanotechnology 5 (2006).
14. S. Eachempati, V. Saripalli, N. Vijaykrishnan, and S. Datta, Reconfigurable BDD based quantum circuits, IEEE Intl. Symposium on Nanoscale Architectures (2008), pp. 61-67.
15. TCAD Sentaurus Device Manual, Release: C-2009.06, Synopsys (2009).
16. Nano-CMOS Predictive Technology Models, http://ptm.asu.edu/.
17. L. P. Alarcon, T. T. Liu, M. D. Pierson, and J. M. Rabaey, Exploring very low-energy logic: A case study. J. Low Power Electron. 3, 223 (2007).
18. D. Markovic, C. C. Wang, L. P. Alarcon, T. T. Liu, and J. M. Rabaey, Ultralow-power design in near-threshold region. Proceedings of the IEEE 98 (2010).
19. T. Kobayashi, K. Nogami, T. Shirotori, and Y. Fujimoto, A currentcontrolled latch sense amplifier and a static power-saving input buffer for low-power architecture. IEEE Journal of Solid-State Circuits 28, 523 (1993).