Quantifying thread vulnerability for multicore architectures

Proceedings - 19th International Euromicro Conference on Parallel, Distributed, and Network-Based Processing, PDP 2011

Volumn , Issue , 2011, Pages 32-39

  Oz, Isil ^a   Topcuoglu, Haluk Rahmi ^b   Kandemir, Mahmut ^c   Tosun, Oguz ^a  

^a BOGAZICI UNIVERSITY   (Turkey)

^b MARMARA UNIVERSITY   (Turkey)

^c The Pennsylvania State University   (United States)

Author keywords

Fault tolerance; multithreading; Reliability

Indexed keywords

APPLICATION DOMAINS; ARCHITECTURAL COMPONENTS; EXECUTION CYCLES; EXPERIMENTAL EVALUATION; LOW-POWER OPERATING MODES; MODERN ARCHITECTURES; MULTI-CORE MACHINES; MULTI-CORES; MULTI-THREADED APPLICATION; MULTICORE ARCHITECTURES; MULTITHREADING; REGISTER FILES; SOURCE CODES; TRANSIENT ERRORS; TRANSISTOR SIZE;

FAULT TOLERANCE; NETWORK ARCHITECTURE; SOFTWARE ARCHITECTURE;

QUALITY ASSURANCE;

EID: 79954985942     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PDP.2011.75     Document Type: Conference Paper

References (10)

1. T. M. Austin, "Diva: A reliable substrate for deep submicron microarchitecture design," in Proc. 32nd Annual ACM/IEEE International Symposium on Microarchitecture (MICRO-32), 1999.
2. P. M. Wells, "Mixed-mode multicore reliability," in Proc. International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2009.
3. G. A. Reis, J. Chang, N. Vachharajani, R. Rangan, and D. I. August, "Swift: Software implemented fault tolerance," in Proc. International Symposium on Code Generation and Optimization, 2005.
4. S. S. Mukherjee, C. Weaver, J. Emer, S. K. Reinhardt, and T. Austin, "A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor," in Proc. Annual IEEE/ACM International Symposium on Microarchitecture, 2003.
5. V. Sridharan and D. R. Kaeli, "Eliminating microarchitectural dependency from architectural vulnerability," in Proc. IEEE 15th International Symposium on High Performance Computer Architecture, 2009.
6. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hgberg, F. Larrson, A. Moestedt, and B. Werner, "Simics: A full system simulation platform," IEEE Computer, vol. 35, no. 2, 2002.
7. C. Bienia, S. Kumar, J. P. Singh, and K. Li, "The parsec benchmark suite: Characterization and architectural implications," in Proc. PACT, 2008.
8. P. Shivakumar, M. Kistler, S. Keckler, D. Burger, and L. Alvisi, "Modeling the effect of technology trends on the soft error rate of combinational logic," in Proc. International Conference on Dependable Systems and Networks, 2002.
9. L. Ning, W. Yao, J. Ni, and N. Yao, "Fault-tolerant cmp architecture based on smt technology," in Proc. Second International Multi-Symposiums on Computer and Computational Sciences (IMSCCS 2007), 2007.
10. Q. Shi, J. Chen, N. Zhang, M. Cao, and T. Chen, "A redundancy mechanism under single chip multiprocessor architecture," in Proc. Fifth IEEE International Symposium on Embedded Computing, 2008.