메뉴 건너뛰기




Volumn 98, Issue 12, 2011, Pages

Anomalous on-current and subthreshold swing improvement in low-temperature polycrystalline-silicon thin-film transistors under Gate bias stress

Author keywords

[No Author keywords available]

Indexed keywords

EFFECTIVE CHANNEL LENGTH; HOLE TRAPPING; LIGHTLY DOPED DRAINS; LOW TEMPERATURE POLYCRYSTALLINE SILICON THIN FILM TRANSISTORS; ON-CURRENTS; POSITIVE GATE BIAS; STRONG ELECTRIC FIELDS; SUBTHRESHOLD SWING; TCAD SOFTWARE; UNDER GATE;

EID: 79953844974     PISSN: 00036951     EISSN: None     Source Type: Journal    
DOI: 10.1063/1.3568895     Document Type: Article
Times cited : (5)

References (11)
  • 7
    • 23344435133 scopus 로고    scopus 로고
    • Effects of the timing of AC stress on device degradation produced by trap states in low-temperature polycrystalline-silicon TFTs
    • DOI 10.1109/TED.2005.852726
    • Y. Toyota, T. Shiba, and M. Ohkura, IEEE Trans. Electron Devices 0018-9383 52, 1766 (2005). 10.1109/TED.2005.852726 (Pubitemid 41100638)
    • (2005) IEEE Transactions on Electron Devices , vol.52 , Issue.8 , pp. 1766-1771
    • Toyota, Y.1    Shiba, T.2    Ohkura, M.3
  • 11
    • 0035249625 scopus 로고    scopus 로고
    • Anomalous turn-on voltage degradation during hot-carrier stress in polycrystalline silicon thin-film transistors
    • DOI 10.1109/55.902836
    • F. V. Farmakis, J. Brini, G. Kamarinos, and C. A. Dimitriadis, IEEE Electron Device Lett. 0741-3106 22, 74 (2001). 10.1109/55.902836 (Pubitemid 32254997)
    • (2001) IEEE Electron Device Letters , vol.22 , Issue.2 , pp. 74-76
    • Farmakis, F.V.1    Brini, J.2    Kamarinos, G.3    Dimitriadis, C.A.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.