A genuine power-gatable reconfigurable logic chip with FeRAM cells

IEICE Transactions on Electronics

Volumn E94-C, Issue 4, 2011, Pages 548-556

  Iida, Masahiro ^a   Koga, Masahiro ^a   Inoue, Kazuki ^a   Amagasaki, Motoki ^a   Ichida, Yoshinobu ^b   Saji, Mitsuro ^b   Iida, Jun ^b   Sueyoshi, Toshinori ^a  

^a KUMAMOTO UNIVERSITY   (Japan)

^b ROHM CO LTD   (Japan)

Author keywords

FeRAM; Non volatile flipflop; NV FF; Power gating; Reconfigurable logic; VGLC

Indexed keywords

COMPUTER CIRCUITS; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); FLIP FLOP CIRCUITS; LOGIC DEVICES; MICROPROCESSOR CHIPS; PROGRAMMABLE LOGIC CONTROLLERS; RANDOM ACCESS STORAGE; STATIC RANDOM ACCESS STORAGE; SYSTEM-ON-CHIP;

FERAM; NON-VOLATILE; NV-FF; POWER GATINGS; RECONFIGURABLE LOGIC; VGLC;

RECONFIGURABLE HARDWARE;

EID: 79953316838     PISSN: 09168524     EISSN: 17451353     Source Type: Journal    
DOI: 10.1587/transele.E94.C.548     Document Type: Article

References (16)

1. K. Usami and T. Sakurai, Methodologies for Power Gating, Leakage in Nanometer CMOS Technologies, ed. S. Narendra and A. Chandrakasan, pp.77-104, Springer, 2006.
2. K. Kim and G.-H. Koh, "Future memory technology including emerging new memories," Proc. 24th Int'l Conf. on Microelectronics, vol.1, pp.377-384, NIS, Serbia and Montenegro, 2008.
3. H. Kimura, "FeRAM and memory system," Int'l Solid-State Circuit Conf. (ISSCC) Supplymentary Material of SSD Memory Subsystem Innovation Forum, Feb. 2009.
4. M. Amagasaki, R. Yamaguchi, M. Koga, M. Iida, and T. Sueyoshi, "An embedded reconfigurable IP core with variable grain logic cell architecture," Int'l Journal of Reconfigurable Computing, vol.2008, Article ID 180216, doi:10.1155/2008/180216, Sept. 2008.
5. J. Rose, A. El Gamal, and A. Sangiovanni-Vincentelli, "Architecture of field-programmable gate arrays," Proc. IEEE, vol.81, no.7, pp.1013-1028, 1993.
6. G. Lemieux and D. Lewis, Design of Interconnection Networks for Programmable Logic, Kluwer Academic Publishers, 2003.
7. Y. Satou, M. Amagasaki, H. Miura, K. Matsuyama, R. Yamaguchi, M. Iida, and T. Sueyoshi, "An embedded reconfigurable logic core based on variable grain logic cell architecture," Proc. Int'l Conf. on Field Programmable Technology, pp.241-244, Dec. 2007.
8. M. Amagasaki, R. Yamaguchi, K. Matsuyama, M. Iida, and T. Sueyoshi, "A variable grain logic cell architecture for reconfigurable logic cores," Proc. Int'l Conf. on Field Programmable Logic and Applications, pp.550-553, Aug. 2007.
9. H. Kimura, T. Hanyu, M. Kameyama, Y. Fujimori, T. Nakamura, and H. Takasu, "Complementary ferroelectric-capacitor logic for lowpower," IEEE J. Solid-State Circuits, vol.39, no.6, pp.919-926, June 2004.
10. Y. Okamoto, Y. Ichinomiya, M. Amagasaki, M. Iida, and T. Sueyoshi, "COGRE: A configuration memory reduced reconfigurable logic cell architecture for area minimization," Proc. Int'l Conf. on Field Programmable Logic and Applications, pp.304-309, Aug. 2010.
11. J. Cong and S. Xu, "Delay-oriented technology mapping for heterogeneous FPGAs with bounded resources," Proc. ACM IEEE Int'l Conf. on Computer Aided Design, pp.40-45, Nov. 1998.
12. V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, 1999.
13. Xilinx, Inc., Virtex-6 FPGA Configuration User Guide, 2010.
14. K. Asari, Y. Mitsuyama, T. Onoye, I. Shirakawa, H. Hirano, T. Honda, T. Otsuki, T. Baba, and T. Meng, "Multi-mode and multilevel technologies for FeRAM embedded reconfigurable hardware," IEEE Int'l Solid-State Circuits Conf. (ISSCC) Digest of Technical Papers, pp.106-107, Feb. 1999.
15. S. Masui, T. Ninomiya, M. Oura, W. Yokozeki, K. Mukaida, and S. Kawashima, "A ferroelectric memory-based secure dynamically programmable gate array," IEEE J. Solid-State Circuits, vol.38, no.5, pp.715-725, 2003.
16. T. Tuan, A. Rahman, S. Das, S. Trimberger, and S. Kao, "A 90-nm low-power FPGA for battery-powered applications," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.26, no.2, pp.296-300, 2007. (Pubitemid 46183058)