메뉴 건너뛰기




Volumn , Issue , 2011, Pages 107-116

Automated empirical tuning of scientific codes for performance and power consumption

Author keywords

Compiler optimizations; Empirical tuning; Performance; Power consumption

Indexed keywords

COMPILER OPTIMIZATIONS; EMPIRICAL TUNING; HARDWARE COUNTERS; LOOP UNROLLING; MODERN ARCHITECTURES; MULTI CORE; PARALLELIZATIONS; PERFORMANCE; POWER CONSUMPTION; POWER DISSIPATION; POWER METERS; SCALAR REPLACEMENT; SCIENTIFIC APPLICATIONS; STRENGTH REDUCTION;

EID: 79952975588     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1944862.1944880     Document Type: Conference Paper
Times cited : (34)

References (26)
  • 4
    • 0030661485 scopus 로고    scopus 로고
    • Optimizing matrix multiply using phipac: A portable, high-performance, ansi c coding methodology
    • New York, NY, USA, ACM Press
    • J. Bilmes, K. Asanovic, C.-W. Chin, and J. Demmel. Optimizing matrix multiply using phipac: a portable, high-performance, ansi c coding methodology. In Proc. the 11th international conference on Supercomputing, pages 340-347, New York, NY, USA, 1997. ACM Press.
    • (1997) Proc. the 11th International Conference on Supercomputing , pp. 340-347
    • Bilmes, J.1    Asanovic, K.2    Chin, C.-W.3    Demmel, J.4
  • 6
    • 33646828918 scopus 로고    scopus 로고
    • Combining models and guided empirical search to optimize for multiple levels of the memory hierarchy
    • San Jose, CA, USA, March
    • C. Chen, J. Chame, and M. Hall. Combining models and guided empirical search to optimize for multiple levels of the memory hierarchy. In International Symposium on Code Generation and Optimization, San Jose, CA, USA, March 2005.
    • (2005) International Symposium on Code Generation and Optimization
    • Chen, C.1    Chame, J.2    Hall, M.3
  • 7
    • 28444464524 scopus 로고    scopus 로고
    • Power prediction for intel XScale® processors using performance monitoring unit events
    • ISLPED'05 - Proceedings of the 2005 International Symposium on Low Power Electronics and Design
    • G. Contreras and M. Martonosi. Power prediction for intel xscale®processors using performance monitoring unit events. In International symposium on Low power electronics and design, pages 221-226, New York, NY, USA, 2005. ACM. (Pubitemid 41731658)
    • (2005) Proceedings of the International Symposium on Low Power Electronics and Design , pp. 221-226
    • Contreras, G.1    Martonosi, M.2
  • 15
    • 34548789419 scopus 로고    scopus 로고
    • Better tiling and array contraction for compiling scientific programs
    • Baltimore, MD, USA, November
    • G. Pike and P. Hilfinger. Better tiling and array contraction for compiling scientific programs. In SC, Baltimore, MD, USA, November 2002.
    • (2002) SC
    • Pike, G.1    Hilfinger, P.2
  • 23
    • 0343462141 scopus 로고    scopus 로고
    • Automated empirical optimizations of software and the ATLAS project
    • R. C. Whaley, A. Petitet, and J. Dongarra. Automated empirical optimizations of software and the ATLAS project. Parallel Computing, 27(1):3-25, 2001.
    • (2001) Parallel Computing , vol.27 , Issue.1 , pp. 3-25
    • Whaley, R.C.1    Petitet, A.2    Dongarra, J.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.