-
1
-
-
84947242665
-
Eco: An empirical-based compilation and optimization system
-
N. Baradaran, J. Chame, C. Chen, P. Diniz, M. Hall, Y.-J. Lee, B. Liu, and R. Lucas. Eco: An empirical-based compilation and optimization system. In International Parallel and Distributed Processing Symposium,, 2003.
-
(2003)
International Parallel and Distributed Processing Symposium
-
-
Baradaran, N.1
Chame, J.2
Chen, C.3
Diniz, P.4
Hall, M.5
Lee, Y.-J.6
Liu, B.7
Lucas, R.8
-
2
-
-
51049084887
-
A simple power-aware scheduling for multicore systems when running real-time applications
-
Apr.
-
D. Bautista, J. Sahuquillo, H. Hassan, S. Petit, and J. Duato. A simple power-aware scheduling for multicore systems when running real-time applications. In Proc. 22nd IEEE/A CM International Parallel and Distributed Processing Symposium, Apr. 2008.
-
(2008)
Proc. 22nd IEEE/A CM International Parallel and Distributed Processing Symposium
-
-
Bautista, D.1
Sahuquillo, J.2
Hassan, H.3
Petit, S.4
Duato, J.5
-
4
-
-
0030661485
-
Optimizing matrix multiply using phipac: A portable, high-performance, ansi c coding methodology
-
New York, NY, USA, ACM Press
-
J. Bilmes, K. Asanovic, C.-W. Chin, and J. Demmel. Optimizing matrix multiply using phipac: a portable, high-performance, ansi c coding methodology. In Proc. the 11th international conference on Supercomputing, pages 340-347, New York, NY, USA, 1997. ACM Press.
-
(1997)
Proc. the 11th International Conference on Supercomputing
, pp. 340-347
-
-
Bilmes, J.1
Asanovic, K.2
Chin, C.-W.3
Demmel, J.4
-
5
-
-
0033719421
-
A framework for architectural-level power analysis and optimizations
-
Wattch, New York, NY, USA, ACM
-
D. Brooks, V. Tiwari, and M. Martonosi. Wattch: a framework for architectural-level power analysis and optimizations. In Proc. 27th annual international symposium on Computer architecture, pages 83-94, New York, NY, USA, 2000. ACM.
-
(2000)
Proc. 27th Annual International Symposium on Computer Architecture
, pp. 83-94
-
-
Brooks, D.1
Tiwari, V.2
Martonosi, M.3
-
6
-
-
33646828918
-
Combining models and guided empirical search to optimize for multiple levels of the memory hierarchy
-
San Jose, CA, USA, March
-
C. Chen, J. Chame, and M. Hall. Combining models and guided empirical search to optimize for multiple levels of the memory hierarchy. In International Symposium on Code Generation and Optimization, San Jose, CA, USA, March 2005.
-
(2005)
International Symposium on Code Generation and Optimization
-
-
Chen, C.1
Chame, J.2
Hall, M.3
-
7
-
-
28444464524
-
Power prediction for intel XScale® processors using performance monitoring unit events
-
ISLPED'05 - Proceedings of the 2005 International Symposium on Low Power Electronics and Design
-
G. Contreras and M. Martonosi. Power prediction for intel xscale®processors using performance monitoring unit events. In International symposium on Low power electronics and design, pages 221-226, New York, NY, USA, 2005. ACM. (Pubitemid 41731658)
-
(2005)
Proceedings of the International Symposium on Low Power Electronics and Design
, pp. 221-226
-
-
Contreras, G.1
Martonosi, M.2
-
8
-
-
0031636309
-
FFTW: An adaptive software architecture for the FFT
-
M. Frigo and S. Johnson. FFTW: An Adaptive Software Architecture for the FFT. In Proceedings of the International Conference on Acoustics, Speech, and Signal Processing (ICASSP), volume 3, page 1381, 1998.
-
(1998)
Proceedings of the International Conference on Acoustics, Speech, and Signal Processing (ICASSP)
, vol.3
, pp. 1381
-
-
Frigo, M.1
Johnson, S.2
-
9
-
-
0002363292
-
Iterative compilation in program optimization
-
T. Kisuki, P. Knijnenburg, M. O'Boyle, and H. Wijsho. Iterative compilation in program optimization. In Compilers for Parallel Computers, pages 35-44, 2000.
-
(2000)
Compilers for Parallel Computers
, pp. 35-44
-
-
Kisuki, T.1
Knijnenburg, P.2
O'Boyle, M.3
Wijsho, H.4
-
10
-
-
81355162823
-
Compiler optimization on instruction scheduling for low power
-
Washington, DC, USA, IEEE Computer Society
-
C. Lee, J. K. Lee, T. Hwang, and S.-C. Tsai. Compiler optimization on instruction scheduling for low power. In ISSS'00: Proceedings of the 13th international symposium on System synthesis, pages 55-60, Washington, DC, USA, 2000. IEEE Computer Society.
-
(2000)
ISSS'00: Proceedings of the 13th International Symposium on System Synthesis
, pp. 55-60
-
-
Lee, C.1
Lee, J.K.2
Hwang, T.3
Tsai, S.-C.4
-
11
-
-
13244250227
-
Spiral: Automatic implementation of signal processing algorithms
-
MIT Lincoln Laboratories, Boston, MA
-
J. Moura, J. Johnson, R. Johnson, D. Padua, M. Puschel, and M. Veloso. Spiral: Automatic implementation of signal processing algorithms. In Proceedings of the Conference on High-Performance Embedded Computing, MIT Lincoln Laboratories, Boston, MA, 2000.
-
(2000)
Proceedings of the Conference on High-Performance Embedded Computing
-
-
Moura, J.1
Johnson, J.2
Johnson, R.3
Padua, D.4
Puschel, M.5
Veloso, M.6
-
14
-
-
1842739856
-
Instruction scheduling for low power
-
A. Parikh, S. K. Kim, M. Vijaykrishnan, and M. J. N. Irwin. Instruction scheduling for low power. Journal of VLSI Signal Processing Systems For Signal Image And Video Technology, (1):129-149, 2004.
-
(2004)
Journal of VLSI Signal Processing Systems for Signal Image and Video Technology
, Issue.1
, pp. 129-149
-
-
Parikh, A.1
Kim, S.K.2
Vijaykrishnan, M.3
Irwin, M.J.N.4
-
15
-
-
34548789419
-
Better tiling and array contraction for compiling scientific programs
-
Baltimore, MD, USA, November
-
G. Pike and P. Hilfinger. Better tiling and array contraction for compiling scientific programs. In SC, Baltimore, MD, USA, November 2002.
-
(2002)
SC
-
-
Pike, G.1
Hilfinger, P.2
-
16
-
-
19344368072
-
SPIRAL: Code generation for DSP transforms
-
M. Puschel, J. M. F. Moura, J. Johnson, D. Padua, M. Veloso, B. W. Singer, J. Xiong, F. Franchetti, A. Gacic, Y. Voronenko, K. Chen, R. W. Johnson, and N. Rizzolo. SPIRAL: Code generation for DSP transforms. Proceedings of the IEEE, special issue on Program Generation, Optimization, and Adaptation, 93(2), 2005.
-
(2005)
Proceedings of the IEEE, Special Issue on Program Generation, Optimization, and Adaptation
, vol.93
, Issue.2
-
-
Puschel, M.1
Moura, J.M.F.2
Johnson, J.3
Padua, D.4
Veloso, M.5
Singer, B.W.6
Xiong, J.7
Franchetti, F.8
Gacic, A.9
Voronenko, Y.10
Chen, K.11
Johnson, R.W.12
Rizzolo, N.13
-
19
-
-
77954733934
-
Real time power estimation and thread scheduling via performance counters
-
November
-
K. Singh, M. Bhadauria, and S. A. McKee. Real time power estimation and thread scheduling via performance counters. In Proc. Workshop on Design, Architecture, and Simulation of Chip Multi-Processors, Como, IT., November 2008.
-
(2008)
Proc. Workshop on Design, Architecture, and Simulation of Chip Multi-Processors, Como, IT
-
-
Singh, K.1
Bhadauria, M.2
Mckee, S.A.3
-
20
-
-
0030206510
-
Instruction level power analysis and optimization of software
-
V. Tiwari, S. Malik, A. Wolfe, and M. T.-C. Lee. Instruction level power analysis and optimization of software. The Journal of VLSI Signal Processing, 13(2-3):223-238, 1996.
-
(1996)
The Journal of VLSI Signal Processing
, vol.13
, Issue.2-3
, pp. 223-238
-
-
Tiwari, V.1
Malik, S.2
Wolfe, A.3
Lee, M.T.-C.4
-
23
-
-
0343462141
-
Automated empirical optimizations of software and the ATLAS project
-
R. C. Whaley, A. Petitet, and J. Dongarra. Automated empirical optimizations of software and the ATLAS project. Parallel Computing, 27(1):3-25, 2001.
-
(2001)
Parallel Computing
, vol.27
, Issue.1
, pp. 3-25
-
-
Whaley, R.C.1
Petitet, A.2
Dongarra, J.3
-
24
-
-
70349219554
-
On achieving balanced power consumption in software pipelined loops
-
New York, NY, USA, ACM
-
H. Yang, G. R. Gao, and C. Leung. On achieving balanced power consumption in software pipelined loops. In CASES 02: Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, pages 210-217, New York, NY, USA, 2002. ACM.
-
(2002)
CASES 02: Proceedings of the 2002 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems
, pp. 210-217
-
-
Yang, H.1
Gao, G.R.2
Leung., C.3
-
25
-
-
77952410868
-
POET: Parameterized optimizations for empirical tuning
-
Mar
-
Q. Yi, K. Seymour, H. You, R. Vuduc, and D. Quinlan. POET: Parameterized optimizations for empirical tuning. In Workshop on Performance Optimization for High-Level Languages and Libraries, Mar 2007.
-
(2007)
Workshop on Performance Optimization for High-Level Languages and Libraries
-
-
Yi, Q.1
Seymour, K.2
You, H.3
Vuduc, R.4
Quinlan, D.5
|