Combining models and guided empirical search to optimize for multiple levels of the memory hierarchy

Proceedings of the 2005 International Symposium on Code Generation and Optimization, CGO 2005

Volumn 2005, Issue , 2005, Pages 111-122

  Chen, Chun ^a   Chame, Jacqueline ^a   Hall, Mary ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ATLAS SELF-TUNING LIBRARY; COMPILER MODELS; MEMORY HIERARCHY;

ALGORITHMS; COMPUTATION THEORY; HEURISTIC METHODS; MATHEMATICAL MODELS; MATRIX ALGEBRA; NUMERICAL METHODS;

HIERARCHICAL SYSTEMS;

EID: 33646828918     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (27)

1. D. F. Bacon, J. Chow, R. Ju, K. Muthukumar, and V. Sarkar. A compiler framework for restructuring data declarations to enhance cache and TLB effectiveness. In Proc. of the Conference of the Center for Advanced Studies on Collaborative Research, Nov. 1994.
2. J. Bilmes, K. Asanović, C. Chin, and J. Demmel. Optimizing matrix multiply using PHiPAC: a portable, high-performance, ANSI C coding methodology. In Proc. of the International Conference on Supercomputing, June 1997.
3. S. Browne, J. Dongarra, N. Garner, G. Ho, and P. Mucci. A portable programming interface for performance evaluation on modern processors. International Journal of High Performance Computing Applications, 14(3):189-204, Aug. 2000.
4. E. Bugnion, J. M. Anderson, T. C. Mowry, M. Rosenblum, and M. S. Lam. Compiler-directed page coloring for multiprocessors. In Proc. of the International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 1996.
5. S. Carr and K. Kennedy. Improving the ratio of memory operations to floating-point operations in loops. ACM Transactions on Programming Languages and Systems, 16(6):1768-1810, Nov. 1994.
6. S. Chatterjee, E. Parker, P. J. Hanlon, and A. R. Lebeck. Exact analysis of the cache behavior of nested loops. In Proc. of the Conference on Programming Language Design and Implementation, June 2001.
7. S. Coleman and K. S. McKinley. Tile size selection using cache organization and data layout. In Proc. of the Conference on Programming Language Design and Implementation, June 1995.
8. K. D. Cooper, P. J. Schielke, and D. Subramanian. Optimizing for reduced code space using genetic algorithms. In Proc. of the Workshop on Languages, Compilers, and Tools for Embedded Systems, May 1999.
9. M. Frigo. A fast Fourier transform compiler. In Proc. of the Conference on Programming Language Design and Implementation, May 1999.
10. S. Ghosh, M. Martonosi, and S. Malik. Precise miss analysis for program transformations with caches of arbitrary associativity. In Proc. of the International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 1998.
11. P. M. W. Knijnenburg, T. Kisuki, K. Gallivan, and M. F. P. O'Boyle. The effect of cache models on iterative compilation for combined tiling and unrolling. Concurrency and Computation: Practice and Experience, 16(2-3):247-270, 2004.
12. M. S. Lam, E. E. Rothberg, and M. E. Wolf. The cache performance and optimizations of blocked algorithms. In Proc. of the International Conference on Architectural Support for Programming Languages and Operating Systems, Apr. 1991.
13. N. Mitchell, K. Högstedt, L. Carter, and J. Ferrante. Quantifying the multi-level nature of tiling interactions. In Proc. of the Workshop on Languages and Compilers for Parallel Computing, Aug. 1997.
14. N. Park, B. Hong, and V. K. Prasanna. Tiling, block data layout, and memory hierarchy performance. IEEE Transactions on Parallel and Distributed Systems, 14(7):640-654, July 2003.
15. G. Pike and P. N. Hilfinger. Better tiling and array contraction for compiling scientific programs. In Proc. of Supercomputing'02, Nov. 2002.
16. G. Rivera and C. Tseng. Data transformations for eliminating conflict misses. In Proc. of the Conference on Programming Language Design and Implementation, June 1998.
17. B. Singer and M. Veloso. Stochastic search for signal processing algorithm optimization. In Proc. of Supercomputing'01, Nov. 2001.
18. M. Stephenson, S. Amarasinghe, M. Rinard, and U. O'Reilly. Meta optimization: Improving compiler heuristics with machine learning. In Proc. of the Conference on Programming Language Design and Implementation, June 2003.
19. O. Temam, E. D. Granston, and W. Jalby. To copy or not to copy: A compile-time technique for assessing when data copying should be used to eliminate cache conflicts. In Proc. of Supercomputing'93, Nov. 1993.
20. X. Vera, J. Abella, A. González, and J. Llosa. Optimizing program locality through CMEs and GAs. In Proc. of the International Conference on Parallel Architectures and Compilation Techniques, Sept. 2003.
21. R. C. Whaley, A. Petitet, and J. J. Dongarra. Automated empirical optimization of software and the ATLAS project. Parallel Computing, 27(1-2):3-35, Jan. 2001.
22. M. E. Wolf. Improving Locality and Parallelism in Nested Loops. PhD thesis, Dept. of Computer Science, Stanford University, Aug. 1992.
23. M. E. Wolf and M. S. Lam. A data locality optimizing algorithm. In Proc. of the Conference on Programming Language Design and Implementation, June 1991.
24. M. E. Wolf, D. E. Maydan, and D.-K. Chen. Combining loop transformations considering caches and scheduling. In Proc. of the 29th Annual IEEE/ACM International Symposium on Microarchitecture, Dec. 1996.
25. J. Xiong, J. Johnson, R. Johnson, and D. Padua. SPL: A language and compiler for DSP algorithms. In Proc. of the Conference on Programming Language Design and Implementation, June 2001.
26. K. Yotov, X. Li, G. Ren, M. Cibulskis, G. DeJong, M. Garzaran, D. Padua, K. Pingali, P. Stodghill, and P. Wu. A comparison of empirical and model-driven optimization. In Proc. of the Conference on Programming Language Design and Implementation, June 2003.
27. K. Yotov, X. Li, G. Ren, M. Garzaran, D. Padua, K. Pingali, and P. Stodghill. Is search really necessary to generate high-performance BLAS? Proceedings of the IEEE, 93(2), Feb. 2005.