Design methodology to trade off power, output quality and error resiliency: Application to color interpolation filtering

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2007, Pages 199-204

  Karakonstantis, Georgios ^a   Banerjee, Nilanjan ^a   Roy, Kaushik ^a   Chakrabarti, Chaitali ^b  

^a PURDUE UNIVERSITY   (United States)

^b ARIZONA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COLOR; COLOR IMAGE PROCESSING; COMMERCE; DESIGN; ELECTRIC POWER UTILIZATION; ENERGY CONSERVATION; IMAGE PROCESSING; IMAGING SYSTEMS; IMAGING TECHNIQUES; INTERPOLATION; OPTICAL DATA PROCESSING; OPTICAL PROPERTIES; POWER QUALITY; SIGNAL PROCESSING; SIGNAL TO NOISE RATIO; SULFATE MINERALS; TECHNOLOGY;

COLOR IMAGING; COLOR INTERPOLATION; COMPUTER-AIDED DESIGN; DESIGN METHODOLOGIES; DESIGN REQUIREMENTS; ERROR RESILIENCY; GRACEFUL DEGRADATION; INTERNATIONAL CONFERENCES; LOW POWERS; OUTPUT QUALITY; PEAK SIGNAL-TO-NOISE RATIO; POWER DISSIPATIONS; POWER SAVINGS; PROCESS TOLERANCES; PROCESS VARIATIONS; PROPOSED ARCHITECTURES; SIGNAL PROCESSING SYSTEMS; SIMULATION RESULTS; SUB-70NM; TOLERANT ARCHITECTURES; TRADE OFFS; UP-SCALING; VOLTAGE SCALING;

PROCESS ENGINEERING;

EID: 50249113322     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2007.4397266     Document Type: Conference Paper

References (13)

1. J. Rabaey et al., "Digital Integated Circuits", Prentice Hall, 2002
2. S. Borkar et al., "Parameter variations and impact on circuits and microarchitecture", DAC 2003, pp. 338-342.
3. B. K. Gunturk et al., "Demosaicking: color filter array interpolation," IEEE Signal Process. Mag. 22(1), 44-54, Jan. 2005.
4. R. Ramanath et al., "Demosaicking methods for Bayer color arrays," J. Electronic Imaging, vol. 11, pp. 306-315, July 2002.
5. J. E. Adams, Jr., "Design of practical color filter array interpolation algorithms for digital cameras," Proc. SPIE, vol. 3028, pp. 117-125, Feb. 1997.
6. S.-C. Hsia, et al., "VLSI Implementation of low-power high-quality color interpolation processor for CCD camera", vol 14, issue 4, pp. 361-369, April 2006.
7. S.C. Pei, et al., "Effective color interpolation in CCD color filter array using signal correlation," Proc. ICIP, pp. 488-491, Sept. 2000.
8. E. Chang, et al.., "Color filter array recovery using a threshold-based variable number of gradients," Proc. SPIE, vol. 3650, pp. 36-43, Jan. 1999.
9. R. Kimmel, "Demosaicing: image reconstruction from color CCD samples," IEEE Trans. on Image Processing, vol. 8, pp. 1221-1228, Sept. 1999.
10. B. K. Gunturk et al., "Color plane interpolation using alternating projections", Trans. on Image Processing, vol. 11, pp. 997-1013, Sept. 2002.
11. A Bovik, "Handbook of Image & Video Processing", ISBN 0-12-119790-5, Academic Press, San Diego, 2000.
12. H. S. Malvar et al., "High-quality linear interpolation for demosaicing of Bayer-patterned color images", ICASSP, vol 3, pp. 485-488, May 2004.
13. C.H. Kim et al., "On-die CMOS leakage current sensor for measuring process variation in sub-90nm generations", Symp. of VLSI Circuits, 2004, pp.250-251.