Cut-demand based routing resource allocation and consolidation for routability enhancement

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2011, Pages 533-538

  Chang, Fong Yuan ^a,b   Chen, Sheng Hsiung ^a,b   Tsay, Ren Song ^a   Mak, Wai Kei ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

^b Springsoft   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

RESOURCE CONSOLIDATION; RESOURCE UTILIZATIONS; ROUTABILITY; ROUTING RESOURCES;

RESOURCE ALLOCATION;

COMPUTER AIDED DESIGN;

EID: 79952951733     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2011.5722247     Document Type: Conference Paper

References (23)

1. Andrew B. Kahug, Stefanus Mantik and Dirk Stroobandt. "Requirements for Models of Achievable Routing," ISPD, Pages 4-11, 2000.
2. Jinan Lou, Shankar Krishnamoorthy and Henry S. Sheng. "Estimating Routing Congestion using Probabilistic Analysis," ISPD, Pages 112-117, 2001.
3. Louis Scheffer, Luciano Lavagno and Grant Martin. "EDA for IC Implementation, Circuit Design, and Process Technology," CRC Process, Taylor & Francis Group, 2006.
4. B. Landman and R. Russo. "On A Pin Versus Block Relationship for Partitions of Logic Graphs." IEEE Transactions on Computers, C20(12):1469-79, 1971.
5. P. Christie and D. Stroobandt. "The Interpretation and Application of Rent's Rule," IEEE Transactions on VLSI Systems, Pages 639-648, 2000.
6. C. Sechen. "Average Interconnection Length Estimation for Random and Optimized Placements," ICCAD, Pages 190-193, 1987.
7. Shankar Balachandran and Dinesh Bhatia. "A-Priori Wirelength and Interconnect Estimation Based on Circuit Characteristic, " SLIP, Pages 77-84, 2003.
8. S. Bodapati and F. Najm. "Prelayout Estimation of Individual Wire Lengths," IEEE Transactions on VLSI, 9(6):943-58, 2001.
9. Bahareh Fathi, Laleh Behjat and Logan M. Rakai. "A preplacement net length estimation technique for mixed-size circuits," SLIP, Pages 45-52, 2009.
10. Tsung-Hsien Lee and Ting-Chi Wang. "Robust Layer Assignment for Via Optimization in Multi-layer Global Routing," ISPD, Pages 159-166, 2009.
11. Hai Zhou. "Efficient Steiner tree construction based on spanning graphs, " ISPD, Page 152-157, 2003.
12. Min Pan and Chris Chu. "FastRoute: A Step to Integrate Global Routing into Placement, " ICCAD, Pages 464-471, 2006.
13. M. Wang, X. Yang, M. Sarrafzadeh. "Dragon2000: standard-cell placement tool for large industry circuits," ICCAD, Pages 260-263, 200.
14. C. Li, M. Xie, C.-K. Koh, J. Cong, and P. H. Madden. "Routability- driven placement and white space allocation," ICCAD, Pages 394-401, 2004.
15. Z.-W. Jiang, B.-Y. Su, and Y.-W. Chang. "Routability-Driven Analytical Placement by Net Overlapping Removal for Large-Scale Mixed-Size Designs, " DAC, Pages 167-172 2008.
16. J. A. Roy, N. Viswanathan, G.-J. Nam, C. J. Alpert and I. L. Markov. "CRISP: Congestion Reduction by Iterated Spreading during Placement, " ICCAD, Pages 357-362, 2009.
17. Yanheng Zhang and Chris Chu. "CROP: Fast and Effective Congestion Refinement of Placement," ICCAD, Pages 344-350, 2009.
18. Minsik Cho and David Z. Pan. "BoxRouter: a new global router based on box expansion and progressive ILP," DAC, 373-378, 2006.
19. Sadiq M Sait and Habib Youssef. "VLSI Physical Design Automation: Theory and Practice, " Baker & Taylor Books, 1999.
20. P. Chong and R. K. Brayton. "Estimating and Optimizing Routing Utilization in DSM Design," In International Workshop on System-Level Interconnect Prediction. ACM, April 1999.
21. H. B. Bakoglu. "Circuits, Interconnections, and Packaging for VLSI, " Addison-Wesley, 1990.
22. http://docs.google.com/leaf?id= 0BzieVrl9EJV6YjlhODUyNmYtYjk5Ny00MTg4LWFjYTItZDc4YmQ4YmYxM2Iz&hl=en
23. http://www.springsoft.com/news-events/news/product-news/ laker-placeandroute-03152010