A 350 μW 2.3 GHz integer-N frequency synthesizer for body area network applications

2011 IEEE 11th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, SiRF 2011 - Digest of Papers

Volumn , Issue , 2011, Pages 105-108

  Masuch, Jens ^a   Delgado Restituto, Manuel ^a  

^a UNIVERSITY OF SEVILLE   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

90NM CMOS; BODY AREA NETWORK; INTEGER-N; LOW POWER; OUTPUT FREQUENCY; POWER CONSUMPTION; PRESCALERS; QUADRATURE VCO; REFERENCE SPUR; SUPPLY VOLTAGES;

CMOS INTEGRATED CIRCUITS; FREQUENCY SYNTHESIZERS; INTEGRATED CIRCUITS; RADIOFREQUENCY SPECTROSCOPY;

INTEGRATION;

EID: 79952840082     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SIRF.2011.5719342     Document Type: Conference Paper

References (12)

1. B. Razavi, "Design considerations for direct-conversion receivers," Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, vol. 44, no. 6, pp. 428-435, 1997.
2. A. Balankutty, Y. Shih-An, F. Yiping, and P. R. Kinget, "A 0.6-V Zero-IF/Low-IF Receiver With Integrated Fractional-N Synthesizer for 2.4-GHz ISM-Band Applications," Solid-State Circuits, IEEE Journal of, vol. 45, no. 3, pp. 538-553, 2010.
3. P. Andreani, A. Bonfanti, L. Romano, and C. Samori, "Analysis and design of a 1.8-GHz CMOS LC quadrature VCO," Solid-State Circuits, IEEE Journal of, vol. 37, no. 12, pp. 1737-1747, 2002.
4. J. Masuch and M. Delgado-Restituto, "Low power 2.4 GHz quadrature generation for body area network applications," in Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on, 2010, pp. 493-496.
5. A. Mirzaei, M. E. Heidari, R. Bagheri, S. Chehrazi, and A. A. Abidi, "The Quadrature LC Oscillator: A Complete Portrait Based on Injection Locking," Solid-State Circuits, IEEE Journal of, vol. 42, no. 9, pp. 1916-1932, 2007.
6. J. Craninckx and M. S. J. Steyaert, "A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-μm CMOS," Solid-State Circuits, IEEE Journal of, vol. 31, no. 7, pp. 890-897, 1996.
7. J. Yuan and C. Svensson, "New single-clock CMOS latches and flipflops with improved speed and power savings," Solid-State Circuits, IEEE Journal of, vol. 32, no. 1, pp. 62-69, 1997.
8. M. Tiebout, "A 480 μW 2 GHz ultra low power dual-modulus prescaler in 0.25 μm standard CMOS," in Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium on, vol. 5, 2000, pp. 741-744 vol.5.
9. S. Sangho, L. Kwyro, and K. Sung-Mo, "4.2W CMOS Frequency Synthesizer for 2.4GHz ZigBee Application with Fast Settling Time Performance," in Microwave Symposium Digest, 2006. IEEE MTT-S International, 2006, pp. 411-414.
10. Y. Shih-an and P. Kinget, "A 0.65V 2.5GHz Fractional-N Frequency Synthesizer in 90nm CMOS," in Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International, 2007, pp. 304-604.
11. P. W. Park, D. Park, and S. H. Cho, "A Low-Noise and Low-Power Frequency Synthesizer Using Offset Phase-Locked Loop in 0.13-μm CMOS," Microwave and Wireless Components Letters, IEEE, vol. 20, no. 1, pp. 52-54, 2010.
12. "Bluetooth Specification, Volume 6 (Low Energy Controller)," Dec 2009.