Low power 2.4 GHz quadrature generation for Body Area Network applications

ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems

Volumn , Issue , 2010, Pages 493-496

  Masuch, Jens ^a   Delgado Restituto, Manuel ^a  

^a UNIVERSITY OF SEVILLE   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

90NM CMOS; BODY AREA NETWORK; DIVIDE-BY-2; ISM BANDS; LOW ENERGIES; LOW POWER; POST LAYOUT SIMULATION; POWER CONSUMPTION; QUADRATURE GENERATION; QUADRATURE OUTPUTS; QUADRATURE VOLTAGE CONTROLLED OSCILLATOR; SPIRAL INDUCTOR; SUPPLY VOLTAGES; TOTAL POWER CONSUMPTION;

CMOS INTEGRATED CIRCUITS; FABRICS; MAGNETIC COUPLINGS; PHASE NOISE; VARIABLE FREQUENCY OSCILLATORS;

ELECTRIC INDUCTORS;

EID: 77955987281     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2010.5537609     Document Type: Conference Paper

References (14)

1. Bluetooth® low energy Controller Specification, Bluetooth® SIG Adopted Prototyping Specification, Rev. 0.9, June 2009.
2. J. Borremans, et al., "A Low-Complexity, Low-Phase-Noise, Low-Voltage Phase-Aligned Ring Oscillator in 90 nm Digital CMOS," Solid-State Circuits, IEEE Journal of, vol. 44, no. 7, pp. 1942-1949, 2009.
3. A. Hajimiri and T. H. Lee, "A general theory of phase noise in electrical oscillators," Solid-State Circuits, IEEE Journal of, vol. 33, no. 2, pp. 179-194, 1998.
4. M. Hossain and A. C. Carusone, "CMOS Oscillators for Clock Distribution and Injection-Locked Deskew," Solid-State Circuits, IEEE Journal of, vol. 44, no. 8, pp. 2138-2153, 2009.
5. P. Andreani, et al., "Analysis and design of a 1.8-GHz CMOS LC quadrature VCO," Solid-State Circuits, IEEE Journal of, vol. 37, no. 12, pp. 1737-1747, 2002.
6. M. Tiebout, Low Power VCO Design in CMOS. Berlin, Heidelberg: Springer Berlin Heidelberg, 2006.
7. P. Andreani and W. Xiaoyan, "On the phase-noise and phase-error performances of multiphase LC CMOS VCOs," Solid-State Circuits, IEEE Journal of, vol. 39, no. 11, pp. 1883-1893, 2004.
8. P. Vancorenland and M. S. J. Steyaert, "A 1.57-GHz fully integrated very low-phase-noise quadrature VCO," Solid-State Circuits, IEEE Journal of, vol. 37, no. 5, pp. 653-656, 2002.
9. R. Srinivasan, et al., "A Low-Power Frequency Synthesizer with Quadrature Signal Generation for 2.4 GHz Zigbee Transceiver Applications," in Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on, 2007, pp. 429-432.
10. J. Yuan and C. Svensson, "New single-clock CMOS latches and flipflops with improved speed and power savings," Solid-State Circuits, IEEE Journal of, vol. 32, no. 1, pp. 62-69, 1997.
11. K. Yamamoto and M. Fujishima, "A 44-μW 4.3-GHz injection-locked frequency divider with 2.3-GHz locking range," Solid-State Circuits, IEEE Journal of, vol. 40, no. 3, pp. 671-677, 2005.
12. X. Yu, et al., "Sub-mW multi-GHz CMOS dual-modulus prescalers based on programmable injection-locked frequency dividers," in Radio Frequency Integrated Circuits Symposium, 2008. RFIC 2008. IEEE, 2008, pp. 431-434.
13. S. S. Rai and B. P. Otis, "A 600 μW BAW-Tuned Quadrature VCO Using Source Degenerated Coupling," Solid-State Circuits, IEEE Journal of, vol. 43, no. 1, pp. 300-305, 2008.
14. B. G. Perumana, et al., "A Low-Power Fully Monolithic Subthreshold CMOS Receiver With Integrated LO Generation for 2.4 GHz Wireless PAN Applications," Solid-State Circuits, IEEE Journal of, vol. 43, no. 10, pp. 2229-2238, 2008.