메뉴 건너뛰기




Volumn 20, Issue 1, 2010, Pages 52-54

A low-noise and low-power frequency synthesizer using offset phase-locked loop in 0.13 μ m CMOS

Author keywords

Frequency synthesizer; Low noise; Low power; Offset phase locked loop

Indexed keywords

CMOS PROCESSS; DELTA SIGMA MODULATOR; FRACTIONAL-N FREQUENCY SYNTHESIZERS; LOW NOISE; LOW POWER; NOISE REDUCTIONS; OFFSET PHASE-LOCKED LOOPS; QUANTIZATION NOISE; RECYCLING TECHNIQUES;

EID: 75149137298     PISSN: 15311309     EISSN: None     Source Type: Journal    
DOI: 10.1109/LMWC.2009.2035967     Document Type: Article
Times cited : (11)

References (7)
  • 1
    • 49549125796 scopus 로고    scopus 로고
    • A wide-bandwidth 2.4 GHz ISM band fractional-N PLL with adaptive phase noise cancellation
    • Dec.
    • A. Swaminathan, K. J. Wang, and I. Galton, "A wide-bandwidth 2.4 GHz ISM band fractional-N PLL with adaptive phase noise cancellation," IEEE J. Solid-State Circuits, vol.42, no.12, pp. 2639-2650, Dec. 2007.
    • (2007) IEEE J. Solid-State Circuits , vol.42 , Issue.12 , pp. 2639-2650
    • Swaminathan, A.1    Wang, K.J.2    Galton, I.3
  • 2
    • 33645653510 scopus 로고    scopus 로고
    • A 1-MHz bandwidth 3.6-GHz 0.18- μ m CMOSfractional-N synthesizer utilizing a hybrid PFD/DAC structure for reduced broadband phase-noise
    • Apr.
    • S. E. Meninger and M. H. Perrott, "A 1-MHz bandwidth 3.6-GHz 0.18- μ m CMOSfractional-N synthesizer utilizing a hybrid PFD/DAC structure for reduced broadband phase-noise," IEEE J. Solid-State Circuits, vol.41, no.4, pp. 966-980, Apr. 2006.
    • (2006) IEEE J. Solid-State Circuits , vol.41 , Issue.4 , pp. 966-980
    • Meninger, S.E.1    Perrott, M.H.2
  • 3
    • 41949130308 scopus 로고    scopus 로고
    • A quantization noise pushing technique for δσ fractional-N frequency synthesizers
    • Apr.
    • Y.-C. Yang and S.-S. Lu, "A quantization noise pushing technique for δσ fractional-N frequency synthesizers," IEEE Trans. Microw. Theory Tech., vol.56, no.4, pp. 817-825, Apr. 2008.
    • (2008) IEEE Trans. Microw. Theory Tech. , vol.56 , Issue.4 , pp. 817-825
    • Yang, Y.-C.1    Lu, S.-S.2
  • 4
    • 0037389318 scopus 로고    scopus 로고
    • A 0.18- μ m CMOS offset-PLL upconversion modulation loop IC for DCS1800 transmitter
    • Apr.
    • J.-M. Hsu, "A 0.18- μ m CMOS offset-PLL upconversion modulation loop IC for DCS1800 transmitter," IEEE J. Solid-State Circuits, vol.38, no.4, pp. 603-613, Apr. 2003.
    • (2003) IEEE J. Solid-State Circuits , vol.38 , Issue.4 , pp. 603-613
    • Hsu, J.-M.1
  • 5
    • 14544308310 scopus 로고    scopus 로고
    • A 0.25- μ m CMOS opll transmitter IC for GSM and DCS applications
    • Feb.
    • P.-U. Su, "A 0.25- μ m CMOS opll transmitter IC for GSM and DCS applications," IEEE Trans. Microw. Theory Tech., vol.53, no.2, pp. 462-471, Feb. 2005.
    • (2005) IEEE Trans. Microw. Theory Tech. , vol.53 , Issue.2 , pp. 462-471
    • Su, P.-U.1
  • 7
    • 51949103704 scopus 로고    scopus 로고
    • A 2.5-GHz 860 μ w chargerecycling fractional-N frequency synthesizer in 130 nm CMOS
    • D. Park, W. Lee, S. Jeon, and S. H. Cho, "A 2.5-GHz 860 μ W chargerecycling fractional-N frequency synthesizer in 130 nm CMOS," in Symp. VLSI Circuits, 2008.
    • (2008) Symp. VLSI Circuits
    • Park, D.1    Lee, W.2    Jeon, S.3    Cho, S.H.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.