Searching representative and low cost fault models for intermittent faults in microcontrollers: A case study

Proceedings - 16th IEEE Pacific Rim International Symposium on Dependable Computing, PRDC 2010

Volumn , Issue , 2010, Pages 11-18

  Gracia Moran J ^a   Gil Tomas D ^a   Baraza, J C ^a   Saiz Adalid, L J ^a   Gil Vicente, P J ^a  

^a UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

Fault modeling; Intermittent faults; Robustness validation; Saboteurs; VHDL based fault injection

Indexed keywords

FAULT MODELING; INTERMITTENT FAULTS; ROBUSTNESS VALIDATION; SABOTEURS; VHDL-BASED FAULT INJECTION;

CONTROLLERS; DIGITAL TO ANALOG CONVERSION; MICROCONTROLLERS; VLSI CIRCUITS;

ELECTRIC FAULT CURRENTS;

EID: 79951843078     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PRDC.2010.18     Document Type: Conference Paper

References (19)

1. C. Constantinescu, Impact of Deep Submicron Technology on Dependability of VLSI Circuits. Dependable Systems and Networks, pp. 205-209, 2002.
2. C. Constantinescu, Impact of Intermittent Faults on Nanocomputing Devices. Dependable Systems and Networks - Workshop on Dependable and Secure Nanocomputing. URL: http://www.laas.fr/WDSN07/WDSN07-files/Texts/WDSN07-7D-01- Constantinescu.pdf (2007).
3. E.A. Amerasekera and F.N. Najm, Failure Mechanisms in Semiconductor Devices. John Whiley & Sons, 1997.
4. P.J. Gil et al., Fault Representativeness. Deliverable ETIE2 of Dependability Benchmarking Project, IST-2000-25245. URL: http://www.laas.fr/ DBench/Deliverables/ETIE2.pdf (2002).
5. C. Hawkins, A. Keshavarzi, J. Segura, CMOS IC Nanometer Technology Failure Mechanisms. IEEE Custom Integrated Circuits Conference, pp. 605-611, 2003.
6. J. Segura and C. Hawkins, CMOS Electronics. How it Works, How it Fails. John Whiley & Sons, 2004.
7. N. Weste and D. Harris, CMOS VLSI Design. Addison-Wesley, Boston, 2005.
8. D.P. Siewiorek and R.S. Schwarz, Reliable Computer Systems: Design and Evaluation (2nd ed.), Digital Press, 1992.
9. C. Constantinescu, Dependability Benchmarking Using Environmental Test Tools. Annual Reliability and Maintainability Symposium, pp. 567-571, 2005.
10. J.C. Smolens et al., Detecting Emerging Wearout Faults. IEEE Workshop on Silicon Errors in Logic-System Effects, URL: http://selse3.selse.org/Papers/10- Smolens-P.pdf, 2007.
11. J. Gracia et al., Analysis of the Influence of Intermittent Faults in a Microcontroller. IEEE International Workshop on Design and Diagnostics of Electronic Circuits and Systems, pp. 80-85, 2008.
12. D. Gil et al., Injecting Intermittent Faults for the Dependability Validation of Commercial Microcontroller. IEEE International High Level Design Validation and Test Workshop, pp. 177-184, 2008.
13. Oregano Systems, http://www.oregano.at.
14. E. Jenn et al., Fault Injection into VHDL Models: The MEFISTO Tool. International Symposium on Fault Tolerant Computing, pp. 66-75, 1994.
15. A.M. Amendola et al., Fault Behaviour Observation of a Microprocessor System through a VHDL Simulation-Based Fault Injection Experiment. IEEE European Design Automation Conference, pp. 536-541, 1996.
16. S. Borkar et al., Parameter Variations and Impact on Circuits and Microarchitecture. Design Automation Conference, pp. 338-342, 2003.
17. J.W. McPherson, Reliability challenges for 45nm and beyond. IEEE/ACM Design Automation Conference, pp. 176-181, 2006. (Pubitemid 47113890)
18. D. Gil et al., VHDL Simulation-Based Fault Injection Techniques. In Fault Injection Techniques and Tools for VLSI Reliability Evaluation; A. Benso, P. Prinetto, (eds.) pp. 159-176, Kluwer Academic Publishers, 2003.
19. J.C. Baraza et al., Enhancement of Fault Injection Techniques Based on the Modification of VHDL Code. IEEE Transactions on VLSI Systems, 16(6):693-706, 2008.