CODIE: Continuation-based overlapping data-transfers with instruction execution

Proceedings - 2010 1st International Conference on Networking and Computing, ICNC 2010

Volumn , Issue , 2010, Pages 71-77

  Miyoshi, Takefumi ^a,b   Kise, Kenji ^c   Irie, Hidetsugu ^a   Yoshinaga, Tsutomu ^a  

^a UNIVERSITY OF ELECTRO COMMUNICATIONS   (Japan)

^b JAPAN SCIENCE AND TECHNOLOGY AGENCY   (Japan)

^c TOKYO INSTITUTE OF TECHNOLOGY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARK SUITES; BLACK-SCHOLES; CACHE MISS; MANY-CORE ARCHITECTURE; MEMORY ACCESS; MISSING DATA; OFF-CHIP MEMORIES; OVERLAPPING DATA; PROCESSING ELEMENTS; RUNTIME SYSTEMS; SHARED NETWORK; SPEED-UPS;

CACHE MEMORY; DATA TRANSFER; NETWORK ARCHITECTURE; PROGRAM PROCESSORS;

MEMORY ARCHITECTURE;

EID: 79951804285     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IC-NC.2010.26     Document Type: Conference Paper

References (14)

1. A. E. Eichenberger, J. K. O'Brien, K. M. O'Brien, P. Wu, T. Chen, P. H. Oden, D. A. Prener, J. C. Shepherd, B. So, Z. Sura, A. Wang, T. Zhang, P. Zhao, M. K. Gschwind, R. Archambault, Y. Gao, and R. Koo. Using advanced compiler technology to exploit the performance of the cell broadband enginetm architecture. IBM Syst. J., 45(1):59-84, 2006.
2. J. Howard, S. Dighe, Y. Hoskote, S. Vangal, D. Finan, G. Ruhl, D. Jenkins, H. Wilson, N. Borkar, G. Schrom, F. Pailet, S. Jain, T. Jacob, S. Yada, S. Marella, P. Salihundam, V. Erraguntla, M. Konow, M. Riepen, G. Droege, J. Lindemann, M. Gries, T. Apel, K. Henriss, T. Lund-Larsen, S. Steibl, S. Borkar, V. De, R. Van Der Wijngaart, and T. Mattson. A 48-core ia-32 message-passing processor with dvfs in 45nm cmos. In Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International, pages 108-109, feb. 2010.
3. Erik G. Hallnor and Steven K. Reinhardt. A fully associative software-managed cache design. SIGARCH Comput. Archit. News, 28(2):107-116, 2000.
4. Marc Gonzàlez, Nikola Vujic, Xavier Martorell, Eduard Ayguadé, Alexandre E. Eichenberger, Tong Chen, Zehra Sura, Tao Zhang, Kevin O'Brien, and Kathryn O'Brien. Hybrid access-specific software cache techniques for the cell be architecture. In PACT '08: Proceedings of the 17th international conference on Parallel architectures and compilation techniques, pages 292-302, New York, NY, USA, 2008. ACM.
5. Sangmin Seo, Jaejin Lee, and Z. Sura. Design and implementation of software-managed caches for multicores with local memory. In High Performance Computer Architecture, 2009. HPCA 2009. IEEE 15th International Symposium on, pages 55-66, Feb. 2009.
6. Manman Ren, Ji Young Park, Mike Houston, Alex Aiken, and William J. Dally. A tuning framework for software-managed memory hierarchies. In PACT '08: Proceedings of the 17th international conference on Parallel architectures and compilation techniques, pages 280-291, New York, NY, USA, 2008. ACM.
7. Tong Chen, Tao Zhang, Zehra Sura, and Mar Gonzales Tallada. Prefetching irregular references for software cache on cell. In CGO '08: Proceedings of the sixth annual IEEE/ACM international symposium on Code generation and optimization, pages 155-164, New York, NY, USA, 2008. ACM.
8. Jairo Balart, Marc Gonzalez, Xavier Martorell, Eduard Ayguade, Zehra Sura, Tong Chen, Tao Zhang, Kevin O'Brien, and Kathryn O'Brien. A novel asynchronous software cache implementation for the cell-be processor. Languages and Compilers for Parallel Computing: 20th International Workshop, LCPC 2007, Urbana, IL, USA, October 11-13, 2007, Revised Selected Papers, pages 125-140, 2008.
9. Christian Bienia, Sanjeev Kumar, Jaswinder Pal Singh, and Kai Li. The parsec benchmark suite: characterization and architectural implications. In PACT '08: Proceedings of the 17th international conference on Parallel architectures and compilation techniques, pages 72-81, New York, NY, USA, 2008. ACM.
10. Koh Uehara, Shimpei Sato, Takefumi Miyoshi, and Kenji Kise. A study of an infrastructure for research and development of many-core processors. Parallel and Distributed Computing Applications and Technologies, International Conference on, 0:414-419, 2009.
11. Onur Mutlu, Jared Stark, Chris Wilkerson, and Yale N. Patt. Runahead execution: An alternative to very large instruction windows for out-of-order processors. In HPCA '03: Proceedings of the 9th International Symposium on High-Performance Computer Architecture, page 129, Washington, DC, USA, 2003. IEEE Computer Society.
12. Srikanth T. Srinivasan, Ravi Rajwar, Haitham Akkary, Amit Gandhi, and Mike Upton. Continual flow pipelines. In ASPLOS-XI: Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, pages 107-119, New York, NY, USA, 2004. ACM.
13. A. Hilton, S. Nagarakatte, and A. Roth. icfp: Tolerating all-level cache misses in in-order processors. In High Performance Computer Architecture, 2009. HPCA 2009. IEEE 15th International Symposium on, pages 431-442, feb. 2009.
14. Tao Liu, Haibo Lin, Tong Chen, John Kevin O'Brien, and Ling Shao. Dbdb: optimizing dmatransfer for the cell be architecture. In ICS '09: Proceedings of the 23rd international conference on Supercomputing, pages 36-45, New York, NY, USA, 2009. ACM.