A novel asynchronous software cache implementation for the cell-BE processor

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5234 LNCS, Issue , 2008, Pages 125-140

  Balart, Jairo ^a   Gonzalez, Marc ^a   Martorell, Xavier ^a   Ayguade, Eduard ^a   Sura, Zehra ^b   Chen, Tong ^b   Zhang, Tao ^b   O'Brien, Kevin ^b   O'Brien, Kathryn ^b  

^a BARCELONA SUPERCOMPUTING CENTER   (Spain)

^b IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADDRESS TRANSLATIONS; ASYNCHRONOUS; ASYNCHRONOUS COMMUNICATIONS; BASIC ALGORITHMS; BENCHMARK SUITES; CODE GENERATIONS; DATA PLACEMENTS; MEASURING; MEMORY REFERENCES; RANDOM ACCESSES; RUNTIME LIBRARIES; SOFTWARE CACHES; WRITE BACKS;

CODES (SYMBOLS); LINGUISTICS; PARALLEL PROCESSING SYSTEMS; TECHNICAL PRESENTATIONS;

PROGRAM COMPILERS;

EID: 54249087677     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-85261-2_9     Document Type: Conference Paper

References (7)

1. Eichenberger, A.E., O'Brien, K., O'Brien, K., Wu, P., Chen, T., Oden, P.H., Prener, D.A., Shepherd, J.C., So, B., Sura, Z.: Optimizing Compiler for a Cell Processor. In: 14th Parallel Architectures and Compilation Techniques, Saint Louis (Missouri) (September 2005)
2. Kistler, M., Perrone, M., Petrini, F.: Cell Multiprocessor Communication Network: Built for Speed. IEEE Micro 26(3), 10-23 (2006)
3. Luszczek, P., Bailey, D., Dongarra, J., Kepner, J., Lucas, R., Rabenseifner, R., Takahashi, D.: The HPC Challenge (HPCC) Benchmark Suite. In: SC 2006 Conference Tutorial. IEEE, Los Alamitos (2006)
4. Wang, Q., Zhang, W., Zang, B.: Optimizing Software Cache Performance of Packet Processing Applications. In: LCTES 2007 (2007)
5. Dai, J., Li, L., Huang, B.: Pipelined Execution of Critical Sections Using Software-Controlled Caching in Network Processors. In: Proceedings of the International Symposium on Code Generation and Optimization table of contents, pp. 312-324 (2007), ISBN:0-7695-2764-7
6. Ravindran, R., Chu, M., Mahlke, S.: Compiler Managed Partitioned Data Caches for Low Power. In: LCTES 2007 (2007)
7. Chen, T., Sura, Z., O'Brien, K., O'Brien, K.: Optimizing the use of static buffers for DMA on a Cell chip. In: 19th International Workshop on Languages and Compilers for Parallel Computing, New Orleans, Louisiana, November 2-4 (2006)