A reconfigurable computing scheduler optimized for multicore systems

Proceedings - 2010 International Conference on Field Programmable Logic and Applications, FPL 2010

Volumn , Issue , 2010, Pages 107-112

  Garcia, Philip ^a   Rupnow, Kyle ^a   Compton, Katherine ^a  

^a UNIVERSITY OF WISCONSIN MADISON   (United States)

Author keywords

Dynamic allocation; Hardware scheduling; Reconfigurable computing

Indexed keywords

DYNAMIC ALLOCATIONS; IMPROVING SYSTEMS; MULTI CORE; MULTI-CORE SYSTEMS; MULTIPLE KERNELS; OPERATING SYSTEMS; PERFORMANCE BENEFITS; RECONFIGURABLE COMPUTING; RECONFIGURABLE COMPUTING SYSTEMS;

COMPUTER OPERATING SYSTEMS; PROGRAM PROCESSORS; RHODIUM COMPOUNDS; SCHEDULING;

RECONFIGURABLE HARDWARE;

EID: 79951748729     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2010.30     Document Type: Conference Paper

References (16)

1. G. Brebner and O. Diessel, "Chip-based reconfigurable task management," in FPL, 2001, pp. 182-191. (Pubitemid 33335340)
2. E. Caspi, A. DeHon and J. Wawrzynek, "A streaming multithreaded model," in MSP, 2001, pp. 21-28.
3. H. Simmler, L. Levinson and R. Manner, "Multitasking on FPGA coprocessors," FPL, 2000, pp. 121-130,
4. H. Walder and M. Platzner, "Online scheduling for block-partitioned reconfigurable devices," in DATE, 2003, pp. 290-295.
5. W. Fu and K. Compton, "An execution environment for reconfigurable computing," in FCCM'05:, pp. 149-158.
6. R. Maestre, F. Kurdahi, N. Bagherzadeh, H. Singh, R. Hermida and M. Fernandez, "Kernel scheduling in reconfigurable computing," in DATE, 1999, pp. 90.
7. G. Brebner, "The swappable logic unit: A paradigm for virtual hardware," in FCCM, 1997, pp. 77-86.
8. P. Garcia and K. Compton, "A Reconfigurable Hardware Interface for a Modern Computing System," FCCM: 2007, pp. 73-84
9. P. Garcia and K. Compton, "Kernel sharing on reconfigurable multiprocessor systems," in FPT 2008, pp. 225-232.
10. P. S. Magnusson, et. al, "Simics: A Full System Simulation Platform," COMPUTER, pp. 50-58, 2002.
11. M. M. K. Martin, et. al, "Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset," ACM SIGARCH Computer Architecture News, vol. 33, pp. 92-99, 2005.
12. W. Snyder, P. Wasson and D. Galbi, "Verilator," 2007.
13. W. Fu and K. Compton, "Scheduling intervals for reconfigurable computing," in FCCM 2008, pp. 87-96.
14. J. R. Mashey, "War of the Benchmark Means: Time for a Truce," ACM SIGARCH Computer Architecture News, vol. 32, pp. 1-14, 2004.
15. D. Citron, A. Hurani and A. Gnadrey, "The harmonic or geometric mean: does it really matter?" ACM SIGARCH Computer Architecture News, vol. 34, pp. 18-25, 2006.
16. H. Kellerer, U. Pferschy and D. Pisinger, Knapsack Problems. Springer Verlag, 2004.