Chip-based reconfigurable task management

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2147, Issue , 2001, Pages 182-191

  Brebner, Gordon ^a   Diessel, Oliver ^b  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

^b UNIVERSITY OF NEW SOUTH WALES   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; ONE DIMENSIONAL; SYSTEM-ON-CHIP;

ALLOCATION MODEL; CIRCUIT MODULES; COMPUTATIONAL RESOURCES; FIELD PROGRAMMABLE LOGIC; FIRST ORDER; PROGRAMMABLE GATE; RECONFIGURABLE; TASK MANAGEMENT;

COMPUTER CIRCUITS;

EID: 84949186062     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-44687-7_19     Document Type: Conference Paper

References (15)

1. K. Bazargan, R. Kastner, and M. Sarrafzadeh. Fast template placement for reconfigurable computing systems. IEEE Design and Test of Computers, 17(1):68–83, Jan.–Mar. 2000.
2. G. Brebner. A virtual hardware operating system for the Xilinx XC 6200. Proc. 6th International Workshop on Field Programmable Logic and Applications, Springer LNCS 1142, 1996, pages 327–336.
3. J. Burns, A. Donlin, J. Hogg, S. Singh, and M. de Wit. A dynamic reconfiguration run-time system. Proc. 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines, IEEE, 1997, pages 66–75.
4. K. Compton, J. Cooley, S. Knol, and S. Hauck. Abstract: Configuration relocation and defragmentation for reconfigurable computing. Proc. 8th Annual IEEE Symposium on FPGAs for Custom Computing Machines, IEEE, 2000, pages 279–280.
5. O. Diessel and H. ElGindy. Run–time compaction of FPGA designs. Proc. 7th International Workshop on Field Programmable Logic and Applications, Springer LNCS 1304, 1997, pages 131–140.
6. O. Diessel and H. ElGindy. On scheduling dynamic FPGA reconfigurations. Proc. Fifth Australasian Conference on Parallel and Real–Time Systems, Springer, 1998, pages 191–200.
7. H. ElGindy, M. Middendorf, H. Schmeck, and B. Schmidt. Task rearrangement on partially reconfigurable FPGAs with restricted buffer. Proc. 10th International Workshop on Field Programmable Logic and Applications, Springer LNCS 1896, 2000, pages 379–388.
8. B. K. Gunther, G. J. Milne, and V. L. Narasimhan. Assessing document relevance with run–time reconfigurable machines. Proc. 4th Annual IEEE Symposium on FPGAs for Custom Computing Machines, IEEE, 1996, pages 10–17.
9. J. R. Hauser and J. Wawrzynek. Garp: A MIPS processor with a reconfigurable coprocessor. Proc. 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines, IEEE, 1997, pages 12–21.
10. E. Lemoine and D. Merceron. Run time reconfiguration of FPGA for scanning genomic databases. Proc. 3rd Annual IEEE Symposium on FPGAs for Custom Computing Machines, IEEE, 1995, pages 90–98.
11. P. Lysaght, G. McGregor, and J. Stockwood. Configuration controller synthesis for dynamically reconfigurable systems. IEE Colloquium on Hardware–Software Cosynthesis for Reconfigurable Systems, IEE, 1996, pages 1–9.
12. R. Miller, V. K. Prasanna-Kumar, D. I. Reisis, and Q. F. Stout. Parallel computations on reconfigurable meshes. IEEE Transactions on Computers, 42(6):678–692, June 1993.
13. H. Schmit. Incremental reconfiguration for pipelined applications. Proc. 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines, IEEE, 1997, pages 47–55.
14. N. Shirazi, W. Luk, and P. Y. K. Cheung. Run–time management of dynamically reconfigurable designs. Proc. 8th International Workshop on Field Programmable Logic and Applications Springer LNCS 1482, 1998, pages 59–68.
15. M. J. Wirthlin and B. L. Hutchings. Sequencing run–time reconfigured hardware with software. Proc. Fourth International ACM Symposium on Field Programmable Gate Arrays, ACM, 1996, pages 122–128.