-
2
-
-
70450267415
-
A benchmark characterization of the EEMBC benchmark suite
-
Sept.-Oct.
-
J. A. Poovey, T. M. Conte, M. Levy, and S. Gal-On "A Benchmark Characterization of the EEMBC Benchmark Suite," IEEE Micro, vol. 29, no.5, pp.18-29, Sept.-Oct. 2009
-
(2009)
IEEE Micro
, vol.29
, Issue.5
, pp. 18-29
-
-
Poovey, J.A.1
Conte, T.M.2
Levy, M.3
Gal-On, S.4
-
3
-
-
84962779213
-
MiBench: A free, commercially representative embedded benchmark suite
-
M. R. Guthaus, J.S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, R. B. Brown, "MiBench: A free, commercially representative embedded benchmark suite," IEEE Workshop on Workload Characterization, pp. 184-193, 2001.
-
(2001)
IEEE Workshop on Workload Characterization
, pp. 184-193
-
-
Guthaus, M.R.1
Ringenberg, J.S.2
Ernst, D.3
Austin, T.M.4
Mudge, T.5
Brown, R.B.6
-
4
-
-
0031339427
-
MediaBench: A tool for evaluating and synthesizing multimedia and communicatons systems
-
C. Lee, M. Potkonjak, W. H. Mangione-Smith, "MediaBench: A tool for evaluating and synthesizing multimedia and communicatons systems," ACM/IEEE International Symposium on Microarchitecture, pp. 330-335, 1997.
-
(1997)
ACM/IEEE International Symposium on Microarchitecture
, pp. 330-335
-
-
Lee, C.1
Potkonjak, M.2
Mangione-Smith, W.H.3
-
6
-
-
4544250685
-
GraalBench: A 3D graphics benchmark suite for mobile phones
-
I. Antochi, B. Juurlink, S. Vassiliadis and P. Liuha, "GraalBench: A 3D graphics benchmark suite for mobile phones," ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems, pp. 1-9, 2004.
-
(2004)
ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems
, pp. 1-9
-
-
Antochi, I.1
Juurlink, B.2
Vassiliadis, S.3
Liuha, P.4
-
7
-
-
0031345905
-
The RAW benchmark suite: Computation structures for general purpose computing
-
J. Babb, M. Frank, V. Lee, E. Waingold, R. Barua, M. Taylor, J. Kim, S. Devabhaktuni and A. Agarwal, "The RAW benchmark suite: computation structures for general purpose computing," IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 161-171, 1997.
-
(1997)
IEEE Symposium on Field-programmable Custom Computing Machines
, pp. 161-171
-
-
Babb, J.1
Frank, M.2
Lee, V.3
Waingold, E.4
Barua, R.5
Taylor, M.6
Kim, J.7
Devabhaktuni, S.8
Agarwal, A.9
-
8
-
-
0033685911
-
A benchmark suite for evaluating configurable computing systems - Status, reflections, and future directions
-
S. Kumar, L. Pires, S. Ponnuswamy, C. Nanavati, J. Golusky, M. Vojta, S. Wadi, D. Pandalai, H. Spaanenberg, "A benchmark suite for evaluating configurable computing systems - status, reflections, and future directions," ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 126-134, 2000.
-
(2000)
ACM/SIGDA International Symposium on Field Programmable Gate Arrays
, pp. 126-134
-
-
Kumar, S.1
Pires, L.2
Ponnuswamy, S.3
Nanavati, C.4
Golusky, J.5
Vojta, M.6
Wadi, S.7
Pandalai, D.8
Spaanenberg, H.9
-
9
-
-
79951744608
-
-
[Online] Available
-
OpenCores, 2010. [Online] Available: http://www.opencores.org.
-
(2010)
-
-
-
10
-
-
79951745438
-
-
[Online] Available
-
OpenFPGA, 2010. [Online] Available: http://www.openfpga.org.
-
(2010)
-
-
-
11
-
-
77749271077
-
Benchmarking and evaluating reconfigurable architectures targeting the mobile domain
-
P. Jamieson, T. Becker, P. Y. K. Cheung, W. Luk, T. Rissa and T. Pitkänen, "Benchmarking and evaluating reconfigurable architectures targeting the mobile domain," ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 15, pp. 1-24, 2010.
-
(2010)
ACM Transactions on Design Automation of Electronic Systems (TODAES)
, vol.15
, pp. 1-24
-
-
Jamieson, P.1
Becker, T.2
Cheung, P.Y.K.3
Luk, W.4
Rissa, T.5
Pitkänen, T.6
-
12
-
-
79951733017
-
-
[Online] Available
-
UMass RCG HDL Benchmark Collection, 2006. [Online] Available: http://www.ecs.umass.edu/ece/tessier/rcg/benchmarks.
-
(2006)
UMass RCG HDL Benchmark Collection
-
-
-
14
-
-
84957870821
-
VPR: A new packing, placement and routing tool for FPGA research
-
Field-Programmable Logic and Applications
-
V. Betz and J. Rose, "VPR: A new packing, placement and routing tool for FPGA research," Lecture Notes in Computer Science, vol. 1304, pp. 213-222, 1997. (Pubitemid 127118755)
-
(1997)
LECTURE NOTES IN COMPUTER SCIENCE
, Issue.1304
, pp. 213-222
-
-
Betz, V.1
Rose, J.2
-
15
-
-
79951744389
-
-
[Online] Available
-
fpgaCAD, 2010. [Online] Available: http://fpgacad.ece.wisc.edu/.
-
(2010)
-
-
-
16
-
-
0017636195
-
Coroutines and networks of parallel programming
-
G. Kahn and D. B. MacQueen, "Coroutines and networks of parallel programming," Information Processing, vol. 77, pp. 993-998, 1977.
-
(1977)
Information Processing
, vol.77
, pp. 993-998
-
-
Kahn, G.1
MacQueen, D.B.2
-
17
-
-
18644376855
-
Design patterns for reconfigurable computing
-
Proceedings - 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2004
-
A. DeHon, J. Adams, M. DeLorimier, N. Kapre, Y. Matsuda, H. Naeimi, M. Vanier and M. Wrighton, "Design patterns for reconfigurable computing," IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 13-23, 2004. (Pubitemid 40661978)
-
(2004)
Proceedings - 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2004
, pp. 13-23
-
-
DeHon, A.1
Adams, J.2
DeLorimier, M.3
Kapre, N.4
Matsuda, Y.5
Naeimi, H.6
Vanier, M.7
Wrighton, M.8
-
18
-
-
46249108554
-
A simulation platform for reconfigurable computing research
-
FPL'06. International Conference on
-
W. Fu and K. Compton, "A simulation platform for reconfigurable computing research," in Field Programmable Logic and Applications, 2006. FPL'06. International Conference on, pp. 1-7, 2006.
-
(2006)
Field Programmable Logic and Applications, 2006
, pp. 1-7
-
-
Fu, W.1
Compton, K.2
-
20
-
-
1442361027
-
Modified register-exchange viterbi decoder for low-power wireless communications
-
D. A. El-Dib and M. I. Elmasry, "Modified register-exchange Viterbi decoder for low-power wireless communications," IEEE Transactions on Circuits and Systems I, vol. 51, pp. 371-378, 2004.
-
(2004)
IEEE Transactions on Circuits and Systems I
, vol.51
, pp. 371-378
-
-
El-Dib, D.A.1
Elmasry, M.I.2
-
21
-
-
67650702527
-
FPGA-based face detection system using haar classifiers
-
J. Cho, S. Mirzaei, J. Oberg and R. Kastner, "FPGA-based face detection system using Haar classifiers," ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 103-112, 2009.
-
(2009)
ACM/SIGDA International Symposium on Field Programmable Gate Arrays
, pp. 103-112
-
-
Cho, J.1
Mirzaei, S.2
Oberg, J.3
Kastner, R.4
|