메뉴 건너뛰기




Volumn , Issue , 2008, Pages 803-806

A prototype analog/mixed-signal fast fourier transform processor IC for OFDM receivers

Author keywords

Analog multipliers; CMOS analog integrated circuits; Discrete fourier transforms; Mixed analog digital integrated circuits; OFDM; Signal processing

Indexed keywords

ANALOG MULTIPLIERS; CMOS ANALOG INTEGRATED CIRCUITS; DISCRETE FOURIER TRANSFORMS; MIXED ANALOG-DIGITAL INTEGRATED CIRCUITS; OFDM; SIGNAL PROCESSING;

EID: 50949102411     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RWS.2008.4463614     Document Type: Conference Paper
Times cited : (10)

References (11)
  • 1
    • 0242657937 scopus 로고    scopus 로고
    • A 13.3Mb/s 0.35um CMOS Analog Turbo Decoder IC With Configurable Intcrleaver
    • Nov
    • V. Gaudet and P.G. Gulak, "A 13.3Mb/s 0.35um CMOS Analog Turbo Decoder IC With Configurable Intcrleaver," in IEEE J. Solid-State Circuits, vol. 38, no 11, pp. 2010-2015, Nov 2003.
    • (2003) IEEE J. Solid-State Circuits , vol.38 , Issue.11 , pp. 2010-2015
    • Gaudet, V.1    Gulak, P.G.2
  • 2
    • 0036641434 scopus 로고    scopus 로고
    • High-Speed CMOS Analog Viterbi Detector for 4-PAM Partial Response Signaling
    • July
    • B. Zand and D. Johns, "High-Speed CMOS Analog Viterbi Detector for 4-PAM Partial Response Signaling," in IEEE J. Solid-State Circuits, vol. 37, no 7, pp. 895-903, July 2002.
    • (2002) IEEE J. Solid-State Circuits , vol.37 , Issue.7 , pp. 895-903
    • Zand, B.1    Johns, D.2
  • 3
    • 0036641435 scopus 로고    scopus 로고
    • A 100Mb/s 2.8-V CMOS Current-Mode Analog Viterbi Decoder
    • July
    • A. Demosthcnous, J. Taylor, "A 100Mb/s 2.8-V CMOS Current-Mode Analog Viterbi Decoder," in IEEE J. Solid-State Circuits, vol. 37, no 7, pp. 904-910, July 2002.
    • (2002) IEEE J. Solid-State Circuits , vol.37 , Issue.7 , pp. 904-910
    • Demosthcnous, A.1    Taylor, J.2
  • 4
    • 0031270433 scopus 로고    scopus 로고
    • A 160-MHz Analog Equalizer for Magnetic Disk Read Channels
    • Nov
    • S. Kiriaki, et al., "A 160-MHz Analog Equalizer for Magnetic Disk Read Channels," in IEEE J. Solid-State Circuits, vol. 32, no 11, pp. 1839-1850, Nov 1997.
    • (1997) IEEE J. Solid-State Circuits , vol.32 , Issue.11 , pp. 1839-1850
    • Kiriaki, S.1
  • 5
    • 34547240786 scopus 로고    scopus 로고
    • An Analog/Mixed-Signal FFT Processor for Wideband OFDM Systems
    • March
    • M. Lehne, S. Raman, "An Analog/Mixed-Signal FFT Processor for Wideband OFDM Systems," IEEE Sarnoff Symposium, March 2006.
    • (2006) IEEE Sarnoff Symposium
    • Lehne, M.1    Raman, S.2
  • 6
    • 50949121166 scopus 로고    scopus 로고
    • An Analog-Mixed-Signal Fourier Transform Preprocessor For Enhanced Dynamic Range In Broadband OFDM Receivers
    • December 4
    • M. Lehne, S. Raman, "An Analog-Mixed-Signal Fourier Transform Preprocessor For Enhanced Dynamic Range In Broadband OFDM Receivers," IEEE 2006 Wireless and Microwave Tech. Conf., December 4, 2006.
    • (2006) IEEE 2006 Wireless and Microwave Tech. Conf
    • Lehne, M.1    Raman, S.2
  • 8
    • 10444248089 scopus 로고    scopus 로고
    • A 1.8- v 1.6-gsample/s S-b self-calibrating folding adc with 7.26 enob at nyquist frequency
    • R. C. Taft, C. A. Menkus, M. R. Tursi, O. Hidri, and V. Pons, "A 1.8- v 1.6-gsample/s S-b self-calibrating folding adc with 7.26 enob at nyquist frequency", IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2107-2115, 2004.
    • (2004) IEEE J. Solid-State Circuits , vol.39 , Issue.12 , pp. 2107-2115
    • Taft, R.C.1    Menkus, C.A.2    Tursi, M.R.3    Hidri, O.4    Pons, V.5
  • 9
    • 13444283710 scopus 로고    scopus 로고
    • A 1-ghz signal bandwidth 6-bit cmos adc with power-efficient averaging
    • Jiang Xicheng and M. C. F. Chang, "A 1-ghz signal bandwidth 6-bit cmos adc with power-efficient averaging", IEEE J. Solid-Slate Circuits, vol. 40, no. 2, pp. 532-535, 2005.
    • (2005) IEEE J. Solid-Slate Circuits , vol.40 , Issue.2 , pp. 532-535
    • Jiang, X.1    Chang, M.C.F.2
  • 10
    • 84968470212 scopus 로고
    • An algorithm for the machine calculation of complex Fourier series
    • J. W. Cooley and J.W. Tukey, "An algorithm for the machine calculation of complex Fourier series," Math. Comput. 19, 297-301, 1965.
    • (1965) Math. Comput , vol.19 , pp. 297-301
    • Cooley, J.W.1    Tukey, J.W.2
  • 11
    • 0034829112 scopus 로고    scopus 로고
    • A 125-MHz CMOS Mixed-Signal Equalizer for Gigabit Ethernet on Copper Wire
    • T. Lee, B. Razavi, "A 125-MHz CMOS Mixed-Signal Equalizer for Gigabit Ethernet on Copper Wire", IEEE Custom Integrated Circuits Conf., pp. 131-134, 2001.
    • (2001) IEEE Custom Integrated Circuits Conf , pp. 131-134
    • Lee, T.1    Razavi, B.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.