Multi-application multi-step mapping method for many-core network-on-chips

28th Norchip Conference, NORCHIP 2010

Volumn , Issue , 2010, Pages

  Yang, Bo ^a   Guang, Liang ^a,c   Xu, Thomas Canhao ^a,c   Yin, Alexander Wei ^a,c   Säntti, Tero ^a,b   Plosila, Juha ^a,b  

^a UNIVERSITY OF TURKU   (Finland)

^b ACADEMY OF FINLAND   (Finland)

^c TURKU CENTRE FOR COMPUTER SCIENCE   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION MAPPING; COMMUNICATION LATENCY; ENERGY CONSUMPTION; MANY-CORE; MAPPING METHOD; MODEL-BASED ALGORITHMS; MULTI-APPLICATION; MULTI-STEP; MULTIPLE APPLICATIONS; NETWORK LATENCIES; OPTIMAL REGIONS; PARALLEL COMPUTING; TASK MAPPING;

ENERGY UTILIZATION; PARALLEL ARCHITECTURES; TREES (MATHEMATICS);

MAPPING;

EID: 78751468985     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NORCHIP.2010.5669454     Document Type: Conference Paper

References (18)

1. Krste Asanovic, Ras Bodik, Bryan C. Catanzaro, Joseph J. Gebis, Parry Husbands, Kurt Keutzer, David A. Patterson, William L. Plishker, John Shalf, Samuel W. Williams, and Katherine A. Yelick. The landscape of parallel computing research: a view from berkeley. (UCB/EECS-2006-183), December 2006.
2. K. Bazargan, R. Kastner, and M. Sarrafzadeh. Fast template placement for reconfigurable computing systems. Design Test of Computers, IEEE, 17(1):68-83, jan-mar 2000.
3. Bradford M. Beckmann and David A. Wood. Managing wire delay in large chip-multiprocessor caches. In Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, pages 319-330, December 2004.
4. L. Benini and G. De Micheli. Networks on chips: a new soc paradigm. Computer, 35(1):70-78, Jan 2002.
5. Christian Bienia, Sanjeev Kumar, Jaswinder Pal Singh, and Kai Li. The parsec benchmark suite: characterization and architectural implications. In Proceedings of the 17th international conference on Parallel architectures and compilation techniques, pages 72-81, October 2008.
6. M. Denneau and H. S Warren, Jr. 64-bit cyclops: Principles of operation. IBMTech-report, 2005.
7. P.P. Gelsinger. Microprocessors for the new millennium: Challenges, opportunities, and new frontiers. In Proceedings of The International Solid State Circuits Conference (ISSCC), pages 22-25, 2001.
8. J. Hennessy and D. Patterson. Computer Architecture: A Quantitative Application, 4th Edition. Morgan Kauffman, 2007.
9. Radu Marculescu Jingcao Hu. Energy- and performance-aware mapping for regular noc architecture. IEEE Transations On Computer-Aided Design of Integrated Circuits and Systems, Vol.24, No.4:551-562, 2005.
10. Tang Lei and Shashi Kumar. A two-step genetic algorithm for mapping task graphs to a network on chip architecture. In DSD '03: Proceedings of the Euromicro Symposium on Digital Systems Design, page 180, Washington, DC, USA, 2003. IEEE Computer Society.
11. P.S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A full system simulation platform. Computer, 35(2):50-58, February 2002.
12. C.A.M. Marcon, E.I. Moreno, N.L.V. Calazans, and F.G. Moraes. Evaluation of algorithms for low energy mapping onto nocs. In Proc. IEEE International Symposium on Circuits and Systems ISCAS 2007, pages 389-392, 2007.
13. Srinivasan Murali, Martijn Coenen, Andrei Radulescu, Kees Goossens, and Giovanni De Micheli. Mapping and configuration methods for multi-use-case networks on chips. In ASP-DAC '06: Proceedings of the 2006 Asia and South Pacific Design Automation Conference, pages 146-151, Piscataway, NJ, USA, 2006. IEEE Press.
14. University of Catania. Noxim. http://www.noxim.org/.
15. Jaswinder Pal Singh, Anoop Gupta, Moriyoshi Ohara, Evan Torrie, and Steven Cameron Woo. The splash-2 programs: Characterization and methodological considerations. Computer Architecture, International Symposium on, 0:24, 1995.
16. TPC. Tpc-h. http://www.tpc.org/tpch/.
17. S. R. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, A. Singh, T. Jacob, S. Jain, V. Erraguntla, C. Roberts, Y. Hoskote, N. Borkar, and S. Borkar. An 80-tile sub-100-w teraflops processor in 65-nm cmos. Solid-State Circuits, IEEE Journal of, 43(1):29-41, 2008.
18. Bo Yang, Thomas Canhao Xu, Tero Santti, and Juha Plosila. Tree-model based mapping for energy-efficient and low-latency network-on-chip. In Design and Diagnostics of Electronic Circuits and Systems (DDECS), pages 189 -192, 14-16 2010.