Design for manufacturability for fabless manufacturers

IEEE Solid-State Circuits Magazine

Volumn 1, Issue 3, 2009, Pages 24-33

  Radojcic, Riko ^a   Perry, Dan ^b   Nakamoto, Mark ^a  

^a QUALCOMM INC   (United States)

^b IMEC   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 78651545525     PISSN: 19430582     EISSN: None     Source Type: Trade Journal    
DOI: 10.1109/MSSC.2009.933437     Document Type: Conference Paper

References (16)

1. Qualcomm Press Release, "Close alliance with foundry partners drives qualcomm's integrated fabless manufacturing strategy," [Online]. San Diego, Oct. 2006. Available: http://www.qualcomm.co.in/press/ releases/2006/061026-manufacturing-common-platform.html
2. Intel Technol. J., vol. 12, no. 2, June 2008.
3. T.-C. Chen, "Where CMOS is going: Trendy hype vs. real technology," in Proc. ISSCC'06, Feb. 2006.
4. M. Orshansky, S. R. Nassif, and D. Boning, Design for Manufacturability and Statistical Design: A Constructive Approach. Berlin: Springer-Verlag, 2008.
5. C. Mack, Fundamental Principles of Optical Lithography. New York: Wiley, 2007.
6. A. Dimoulas, et al., Strained-Si CMOS Technology - Advanced Gate Stacks for High-Mobility Semiconductors. Berlin: Springer-Verlag, 2007.
7. S. Takagia, et al., "Carrier-transportenhanced CMOS using new channel materials and structures," presented at ISDRS, College Park, MD, Dec. 12-14, 2007.
8. Andrew, B. Kahng, and K. Samadi, "CMP fill synthesis: A survey of recent studies," IEEE Trans. Computer-Aided Design, vol. 27, no. 1, 2008.
9. K. O. Abrokwah, P. R. Chidambaram, and D. S. Boning, "Pattern based prediction for plasma etch," IEEE Trans. Semicond. Manufact., vol. 20, no. 2, 2007.
10. S. R. Stg, J. Srivatsava, and R. N. Tondamuthuru, "Process variability analysis in DSM through statistical simulations and its implications to design methodologies," in Proc. 9th Int. Symp. Quality Electronic Design
11. P. K. Nag and W. Maly, "Hierarchical extraction of critical area for shorts in very large ICs," in Proc. IEEE Int. Workshop on Detect and Fault Tolerance in VLSI Systems, 1995, pp. 10-18.
12. S. Borkar, "Design challenges for gigascale integration," presented at the 37th Annu. IEEE/ACM Int. Symp. Microarchitecture, Portland, OR, 2004.
13. A. Asenov, "Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 μm MOSFET's: A 3-D "Atomistic" simulation study," IEEE Trans. Electron. Devices, vol. 45, no. 12, pp. 2505-2513, 1998.
14. E. Gogolides, et al., "A review of line edge roughness and surface nanotexture resulting from patterning processes."
15. D. Blaauw, et al., "Statistical timing analyses: From basic prnciples to state of the art," IEEE Trans. Computer-Aided Design, vol. 27, no. 4, 2008.
16. K. Yeung, A. Kahng, and K. Samadi, "Quantified impacts of guardband reduction on design process outcomes," in Proc. 9th Int. Symp. Quality Electronic Design (ISQED), 2008.